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ABSTRACT 
Personal mobile communication devices have seen tremendous growth the last few 
years. Increasing demands for broadband multimedia applications have been witnessed. 
However present-day architectures, standards are not suited for these applications. The 
narrow channel bandwidths pose a technical bottleneck in increasing the data rates. 
Third Generation (3G) wireless systems are being defined specifically for these appli-
cations. Moreover recent trends in Radio Frequency (RF) transceiver design focus on 
low-cost, low-power, small form factor, programmable devices. There is also a special 
emphasis on programmability and compatibility to different communication standards. 
For these objectives, the Direct Conversion Receiver (DCR) seems to be the ideal choice. 
Such a system would employ a wide-band Analog to Digital Converter (ADC) that can 
both digitize the desired channel and reject adjacent channel interferers. 
Sigma-Delta (SD) ADCs are best suited for these functions. SD ADCs achieve this 
by using oversampling combined with noise shaping. The decimation filter can further 
suppress both the quantization noise and interferers. Since SD ADCs trade off analog 
circuit complexity for increased digital processing, these architectures would be more 
power-efficient. In this thesis, a "pseudo" band-pass (sub-sampling) Sigma-Delta mod-
ulator is designed for use in the baseband section of a RF transceiver for wide-band 
CDMA system. This modulator down-converts the incoming RF signals to baseband 
and then digitizes them. A prototype is developed and fabricated in TSMC 0.25µ digital 
CMOS process. This is then tested and its performance compared with the simulation 
results. Measurements indicate that the prototype meets the performance requirements. 
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1 INTRODUCTION 
1.1 Motivation 
In recent years, the demand for personal mobile communications - "anytime , any-
where " access to data and communication services - has grown tremendously. Digital 
cellular telephony has seen rapid acceptance and growth in the marketplace. Likewise, 
the tremendous impact of the Internet has resulted in a growing demand for a new kind 
of data access - mobile retrieval. However the existing digital cellular standards like 
GSM (Global System for Mobile communications) are specified for voice-band applica-
tions . The narrow channel bandwidths up to some hundreds of Kilohertz limit the data 
transfer to low bit rates, as in electronic mail. Although some capacity improvements 
for GSM will be available in the near future, they are not sufficient for high-speed mul-
timedia applications. The Third Generation (3G) wireless systems are better suited for 
these applications. Data rates from 8 to 384 Kbps, and even 2 Mbps indoors, will be 
made available. 
Devices such as cordless telephones, cellular telephones, and wireless LANs utilize 
spectrum from 800 MHz to 2.5 GHz. The variety of applications and devices has led to 
the proliferation of communication standards with different modulation schemes, chan-
nel bandwidths, dynamic range requirements and so on. So compatibility of transceivers 
to existing communication standards is important. For example, cellular phones all over 
the world use various standards like GSM ( Global System for Mobile Communications), 
PDC (Personal Digital Cellular), IS-136 (Digital Advanced Mobile Phone System D-
2 
AMPS), IS-95 US CDMA system) and so on. The industrial competition between Asia, 
Europe and America poses a difficult path toward the definition of a common worldwide 
standard for future mobile systems, although market analyses underline the need for 
one. Hence the "software radio" concept is emerging in this field as a potential prag-
matic solution : a software implementation 1 of the user device, able to dynamically 
adapt to the radio environment in which it is located [1]. This motivates the exploration 
of new transceiver architectures that are amenable to software radio implementation. 
In addition, consumers are demanding low-cost, low-power, and small form factor de-
vices. So recent efforts in the design of integrated circuits for personal communication 
transceivers have focused on integration in a low cost technology ( e.g. CMOS) as well 
as adaptability /programmability to different RF communication standards. 
Eliminating external components such as Surface Acoustic Wave (SAW) filters will 
reduce the transceiver cost, reduce the power dissipation required to drive the high 
frequency signals off-chip and shrink the form factor. In addition to eliminating the 
external components, suitable receiver architectures ( especially direct-conversion) will 
eliminate the IF channel select filter by performing channel selection at baseband. In 
wireless systems, a weak desired channel must be selected in the presence of strong adja-
cent channel interferers. Moreover the wide dynamic range needed must be achieved at 
a minimum power dissipation. To achieve multi-standard capability, channel selection 
should be moved into the digital domain where it is easier to implement programmable 
filters. This requires a wide-band A/D converter that can both digitize the desired chan-
nel and filter off the adjacent channel interferers. Oversampled Sigma-Delta modulators 
are uniquely suited to this application because the interferers fall into the same band as 
the high-pass shaped quantization noise. So both quantization noise and interferers can 
be removed by the same decimation filter. 
1 It is to be noted that the term "software" is used to denote the dynamic programmability of the 
RF transceiver and does not imply that the entire radio is coded as a software ! 
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Sigma-Delta (SD) modulation is a robust means of implementing high-resolution 
Analog-to-Digital Converters (ADC) in VLSI technology. By combining oversampling 
and feedback to shape the noise and then using a digital low pass filter to attenuate 
the noise that has been pushed out-of-band, it is possible to achieve the required dy-
namic range at modest oversampling ratios. Moreover, oversampling architectures are 
potentially a power-efficient means of implementing ADCs. In effect, an increase in the 
sampling rate can be used to reduce the number and complexity of the analog circuits re-
quired in comparison with Nyquist-rate architectures. This transfers much of the signal 
processing to the digital domain where power consumption can be dramatically reduced. 
1.2 Research Goals and Implementation 
This research aims to address the issues of integrability and multi-standard compati-
bility in RF transceivers by exploring the use of SD ADCs for use in the baseband section. 
The SD ADC can be used to implement baseband "channel selection " filtering and digi-
tization. First existing literature, standards were studied to derive the specifications for 
a prototype for the intended application. This was followed by a detailed system-level 
modeling and analysis of the chosen architecture in MAT LAB/ Simulink. The architec-
ture was fine tuned for VLSI implementation and the various blocks were implemented 
in TSMC 0.25µ process available from MOSIS. Simulations were performed using hspice 
in Cadence environment. Once the performance of the prototype was satisfactory, the 
devices were laid out and fabricated. The fabricated Integrated Circuit (IC) was tested 
using a Printed Circuit Board (PCB) designed for this purpose. The performance of the 
prototype was measured and compared against the simulation results. 
4 
1.3 Thesis Organization 
Chapter 2 provides an overview of baseband processing in RF transceivers and dis-
cusses the use of a SD ADC for use in the baseband section of a transceiver. Sigma-Delta 
ADC fundamentals are introduced in Chapter 3 and some key performance metrics are 
defined. Chapter 4 focuses on the various architecture tradeoffs involved in choosing the 
topology of the prototype. The "pseudo" low-pass SD modulator is presented and its 
design taken up in Chapter 5. Chapter 6 describes the transistor-level implementation 
of the prototype and the design techniques. Measurement and test results of the fabri-
cated prototype are discussed in Chapter 7. Chapter 8 contains concluding remarks and 
recommendations for future work. 
This thesis was composed in LaTeX2e using the "ISUThesis" template. Block di-
agrams, figures were drawn using VIS IO. Simulation results, schematics were printed 
off of Cadence and MAT LAB/ Simulink. 
5 
2 BASEBAND PROCESSING IN RF TRANSCEIVERS 
2.1 Introduction 
Most RF communication transceivers manufactured today utilize the conventional 
super-heterodyne approach. The block diagram of this architecture is as shown in Fig-
ure 2.1. 
LPF ~~l/ 
Figure 2.1 Super-heterodyne receiver architecture 
Further 
processing 
in DSP 
In this architecture, implementation is typically achieved with a collection of discrete-
component filters and various technologies such as Gallium Arsenide, Silicon Bipolar 
and CMOS. The discrete-component RF front-end filter removes the out-of-band en-
ergy and rejects image-band signals. The Image Rejection (IR) filter which follows 
the LNA, further attenuates the undesired image frequencies. An RF channel-select 
frequency synthesizer tunes the desired band to a fixed Intermediate Frequency (IF) 
where a discrete-component filter performs a first-order attenuation of alternate channel 
energy. The IF filter, typically in combination with a Variable Gain Amplifier (VGA), 
reduces the distortion and dynamic range requirements of the subsequent receiver blocks. 
6 
High performance, low phase noise Voltage Controlled Oscillators (VCOs) are typically 
realized with discrete-component high-Q inductors and varactor diodes [2]. 
The high-Q associated with the discrete components is difficult to realize at high 
frequencies as an integrated solution. Superior performance with respect to selectivity, 
a measure of a receiver's ability to separate the desired band from signals at other 
frequencies, and sensitivity, the minimum signal at the receiver input such that there 
is sufficient signal-to-noise ratio at the receiver output, can only be achieved with the 
use of high-Q discrete components. Problems with this architecture can be separated 
into two categories. First, the integration of receive signal path requires elimination of 
the image rejection filter and the IF filter. Second, a fully integrated low phase noise 
channel select synthesizer must be realized using on-chip components. Direct conversion 
(homodyne) architecture addresses the former issue. 
2.2 Direct Conversion Receiver 
One architecture that eliminates many off-chip components in the receive signal 
path and is more suited for software radio implementation is the Direct Conversion 
Receiver (DCR). In this approach shown in Figure 2.2, all of the in-band channels are 
frequency translated from the carrier frequency to baseband using a single mixer stage. 
Undesired channels are attenuated using on-chip filtering at baseband. This architecture 
is also called zero-IF architecture as this can be viewed as a special case of the super-
heterodyne architecture with an IF of zero. So the IF filter stage is eliminated as is the 
image-rejection filter. 
Although this architecture allows for higher levels of integration, there are problems 
associated with this structure. The DCR requires a high-frequency, low phase-noise, 
channel-select frequency synthesizer which is difficult to achieve with an integrated VCO. 
In addition, because the Local Oscillator (LO) is at the same frequency as the RF carrier, 
7 
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Figure 2.2 Direct conversion receiver architecture 
Further 
processing 
in DSP 
potential exists for LO leakage to couple to the mixer input and to the antenna where re-
radiation can occur. This unintentionally transmitted LO signal may reflect off of nearby 
objects and be "re-received", consequently self-mixing with the LO resulting in time-
varying or "wandering " DC offset. This offset along with the inherent circuit offsets 
significantly reduces the dynamic range of the receiver. However the DC offset does 
not pose an insurmountable problem. In Time Division Multiple Access (TDMA), idle 
time slots can be used to store the static offset. Also adaptive digital signal processing 
techniques can be used. In continues time Code Division Multiple Access (CDMA) 
systems, it is not possible to employ such techniques. Also a modulation scheme with a 
null at DC in the frequency response like binary shift keying in pagers, is not available 
for use in high-performance transceivers due to the spectral efficiency requirements. But 
AC coupling with effective high-pass filtering can be used. It has been found that the 
Bit Error Rate (BER) degradation is very small for practical systems employing such 
techniques [3]. With careful design, DCR architecture almost always results in power-
efficient, low form factor devices. 
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2.3 Channel Select Filtering 
Direct conversion architecture can be easily made multi-standard capable because 
it performs channel selection at baseband. By changing this baseband filter response, 
different communication standards can be readily implemented. 
The selectivity of a RF receiver depends on its ability to select a weak signal in the 
presence of strong adjacent channel interferers. For baseband channel selection, a Low 
Pass Filter (LPF) with adequate attenuation in the stop band is required. In addition 
to the filtering, an Analog-to-Digital Converter (ADC) is required so that the resulting 
bits can be further processed in the digital domain. Since the filtering attenuates the 
interferers, usually a medium-resolution ADC but with a wide bandwidth is required to 
digitize the entire channel. These baseband filters can be implemented in the analog or in 
the digital domain. However it needs to be pointed out that choosing one implementation 
(viz., analog filtering or digital filtering) over another is not as simple as it seems. It 
involves detailed trade-off analysis with possible power consumption, scalability, dynamic 
range, linearity, circuit area, programmability implications. As an example, the following 
architecture has been proposed for CDMA receivers : down conversion mixers followed 
by a fifth-order active-RC filter (for baseband selection) and two 6-bit Pipelined ADCs 
(for In-phase and Quadrature channels) [3]. 
Alternatively, baseband filtering can be done after the received signals have been 
digitized. In other words, a down-conversion mixer followed by an ADC can be used. 
The output of this converter can then be digitally filtered to perform baseband selection. 
This is where the Sigma-Delta Analog to Digital Converter (SD ADC) fits in as the 
natural choice. The SD ADC has a SD modulator followed by a digital decimation 
filter. This filter can be utilized for baseband channel selection. As an illustration of 
this idea, a DECT receiver architecture using a SD ADC presented in [4] is referred 
to. In this architecture, the signals are down converted to baseband, filtered and then 
9 
digitized. Channel selection is done in the digital domain. 
If the bandwidth of the SD ADC is sufficiently wide then this architecture lends 
itself to programmability /multi-standard operability. To receive signals of a different 
standard, all that needs to be done is to change the decimation filter coefficients suitably 
so that the frequency response is modified as dictated by the new standard. Since the 
decimator is usually implemented in a Digital Signal Processor (DSP), it would be similar 
to loading a new software onto the DSP. 
In this thesis, a transceiver architecture based on a "pseudo" low-pass Sigma-Delta 
modulator is proposed. This architecture is as illustrated in Figure 2.3. The figure also 
outlines the frequency response and the output spectrum at the output of various blocks 
along the signal path : A - RF Filter, B - Mixer, C - SD modulator and D - Decimation 
filter. So at this point, we have a receiver architecture with a down conversion mixer, 
SD ADC, decimation/digital LPF. Now we realize that the down conversion function 
can be implemented inside of the SD ADC. So the prototype contains the mixer and the 
wide-band SD modulator. It is to be noted here that the mixer is implemented using 
a sub-sampling front-end and is present inside the SD negative feedback loop. This is 
dealt with in greater detail in Chapters 4 and 5. 
Though multi-standard compatibility is the key advantage of DCR, in this thesis 
an prototype has been designed based on the Third Generation Partnership Project 2 
(3GPP2) cdma2000 standard, as a starting point . 
Q- Channel 
LO= fc / N 
® 
Prototype 
Antenna 
At point "A" I RF Filter output 
I- Channel 
Sigma 
Delta 
Modulator 
Post processing 
(inDSP) 
At point "B" 
Mixer output 
At point "C" 
SD output 
At point "D" 
Decimator 
output 
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Figure 2.3 Receiver architecture with SD ADC for baseband processing 
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3 SIGMA-DELTA ADC FUNDAMENTALS 
3.1 Introduction 
This chapter reviews the fundamental issues in the design of oversampling converters 
and in particular the SD ADC. It starts with a historical background on oversampling 
converters. Then the tradeoffs between Nyquist-rate and oversampling converters are 
discussed briefly. Following this, an introduction to the SD ADC with an emphasis on 
the Interpolative architecture is taken up. Then a basic review of the linearized model 
is presented. Noise and Signal transfer functions are reviewed next. Finally few key 
performance metrics are discussed. 
3.2 Historical Background 
The idea of using higher sampling rates and one bit quantizers to digitize analog 
signals has been in practice for a long time now. Delta modulation [5] was first proposed 
in 1946. Since then many variants of delta modulation have been suggested. An Interpo-
lation converter based on noise-shaping technique was proposed by Cutler [6]. The most 
popular form of this noise-shaping quantization has been given the name Delta-Sigma 
modulation [7] by Inose and Yanada. It is implemented using a Delta modulator with 
the input signal added to the input of the integrator instead of to its output, thus elimi-
nating the need for integration at the receiver. The words Delta-Sigma and Sigma-Delta 
are interchangeably used to refer to this converter [8]. The survival of the second name 
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is possibly due to an unwillingness to break up the familiar term Delta modulation -
feedback quantization with a single-bit code [9]. We shall use the term Sigma-Delta to 
refer to this class of converters in this thesis. 
It took nearly three decades from the earliest works on oversampled noise shaping and 
sigma delta techniques until the introduction of high-volume commercial products that 
used these principles. By the middle 1970s, integrated circuit technology had developed 
to a stage where it was realistic to build digital LPFs for suppressing the quantization 
noise of the modulator and for performing anti-aliasing filtering. In the late 1980s, when 
the line widths of the integrated circuits started diminishing, conditions changed. The 
use of powerful DSPs demanded high-resolution ADCs and DACs. Oversampling tech-
niques were increasingly used to achieve the higher resolution needed. As confidence 
grew in oversampling techniques, there has been an unexpected turn in the design pro-
cess. Traditionally the purpose was to simplify the analog and digital circuit complexity 
as much as possible, usually at the cost of a higher oversampling ratio. Now with in-
creasing signal frequencies, there is a willingness to accept more complex circuitry at 
the benefit of lower oversampling ratios. The inherent trade-offs involving factors such 
as oversampling ratio, order of the filter in the modulator, type of modulator, number 
of quantization levels and so on propel ever increasing applications for SD ADCs. 
3.3 Nyquist-rate versus Oversampling Converters 
Oversampling converters have become popular in recent years because they avoid 
many of the difficulties associated with the conventional methods of data conversion. 
Conventional converters are often difficult to implement in deep sub-micron VLSI tech-
nology. These difficulties arise because conventional methods need precise analog com-
ponents and these circuits can be very vulnerable to noise and interference. The virtue of 
the conventional methods is their use of low sampling frequency, usually at the Nyquist 
13 
rate i.e., twice the input signal frequency. 
Analog 
In 
Analog 
In 
LOW P8S$ 
lllter 
LOW Pass 
lllter 
Nyquist sampling 
clock 
Ana109 to 0191ta1 1--------
lal Nyquist converters 
High-speed clock 
Analog to Dlglal 
Modulator 
lblOversampling Conveters 
m91ta1mter 
and 
downsampler 
Nbits 
N bits 
Figure 3.1 Nyquist and oversampling converters 
Digital 
Out 
Digital 
Out 
Conventional (Nyquist-rate) converters and oversampling converters are illustrated 
m Figure 3.1. Nyquist-rate converter has a LPF at the input that attenuates high-
frequency noise and out-of-band components of the signal that may alias back into 
the signal band. The ADC can take a number of different forms like Flash (Parallel), 
Successive Approximation, Integrating, Algorithmic (Cyclic), Two-step (Sub-ranging), 
Interpolating, Folding, Pipelined, Time-interleaved and so on. The ADC is usually 
clocked at the Nyquist rate or slightly faster. Oversampling ADCs, on the other hand, 
make use of high-speed modulation and demodulation to eliminate the need for sharp 
cutoffs in the anti-aliasing filter. A digital filter is used to smoothen the output of the 
modulator, attenuating noise and interference. The output of this filter is then down-
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sampled back to the Nyquist rate. 
An important difference exists between the two classes of converters. Conventional 
converters have an one-to-one correspondence between the input analog signal value 
and the output digital sample. So one can measure the accuracy of the analog-to-digital 
conversion process by just measuring the input and the corresponding output. However, 
in a SD ADC there is no such correspondence between the input sample and the output 
bit. These ADCs inherently contain digital low pass filters and hence each input sample 
value contributes to a train of digital output values. For instance, even a 10 bit SD 
ADC's output would be a single bit (which can take 1 or 0) but the digital output is 
"effectively" 10 bits. If the output digital stream is passed through a decimator ( a low 
pass filter and a down sampler), the output would be accurate to 10 bits. It is also to be 
mentioned here that the decimator is usually implemented in a DSP and often the design 
of the SD ADC involves of the design of the SD modulator alone. The assumption here 
is that the decimator can be coded into the DSP and does not pose a serious technical 
problem. This is the case with the prototype too. However clocking the decimator and 
hence the DSP at high sampling rates could pose a challenge - especially with sampling 
rates of several hundreds of MHz. 
3.4 Sigma-Delta Converters 
SD ADCs are a special class of oversampling converters. They are oversampling 
converters with noise shaping. In this section, we shall look at the inherent advantage 
of oversampling. The linearized model of a conventional ADC is an additive source of 
quantization noise. Under some assumptions, like the input signal being large enough to 
excite the different quantization states and so on, this quantization noise can be modeled 
to be an independent white-noise signal. Its power spectral density is white and can be 
easily calculated to be W2 with all its power within ± 1; where fs is the sampling rate 
15 
and is the converter LSB size. Oversampling occurs when the signals of interest are 
band-limited to lo and yet the sample rate is ls where ls > 210 • We define the Over 
Sampling Ratio (OSR) as in Equation 3.1. 
OSR 
2lo 
(3.1) 
The block diagram of a SD ADC looks as in Figure 3.2. There is an anti-aliasing filter 
which, as the name implies, prevents the aliasing of the high-frequency signals to near 
baseband. Sampling an analog waveform can result in aliasing if the input bandwidth 
is not limited to where ls is the sampling frequency. So an anti-aliasing filter is 
essentially a LPF. And given that the OSR is usually large, which translates to a large 
transition band, the roll-off specifications of this filter are not difficult to implement. The 
filtered input signal is then sampled. This sample-and-hold is followed by a modulator 
which performs the analog to digital conversion. The digital output is fed to a decimator 
which is a digital low-pass filter followed by a down-sampler. 
Analog J aUasmg -I ---
In I Fiter 
I 
Sample I I Sigma 
and Delta 1 
Hold Modulate~ 
I 
High speed 
Clock 
i 
Digital j 
Low Pas~--
Filter I sampler 
Figure 3.2 Block diagram of a Sigma-Delta converter 
3.5 Interpolative Architecture 
Digital 
/ Out 
Several architectures exist to implement the modulator. Single-loop Interpolative 
architecture is popular and is analogous to an amplifier realized using an operational 
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amplifier ( opamp) and feedback. In this analogy, feedback reduces the effect of the noise 
of the opamp output stage at low frequencies when the gain of the opamp is large. At 
higher frequencies, the noise is not reduced as the opamp gain is low. Figure 3.3 (a) 
shows the block diagram of the interpolative architecture and its linearized model. 
Analog 
In 
Analog In 
x(n) 
Loop 
Filter 
H(z) 
i Analog to/ 
1-------- Digital --.------
I converter! 
Digital to Analog __________ ___. 
I converter 
(a) Block Diagram 
Additive White 
Noise e(n) 
~+ 1 Loop Filter ;---I __ ;
1 
+ 1-------.----
\ ;------ H(z) 
(b) Linear Model 
Digital 
Out 
Digital Out 
y(n) 
Figure 3.3 Block diagram and linearized model of a SD ADC - Interpolative 
architecture 
The key component in this architecture is the filter with the transfer function H(z). 
We have already seen that the linear model of an ADC is an additive source of white 
noise. With this in mind, the linearized model of the overall modulator is as shown 
in Figure 3.3 (b). It is now apparent that there are in fact two inputs to the system. 
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One is the input signal x( n) that is to be digitized and the other is the quantization 
noise e( n). Interestingly, the system topology is different for these two signals. It is now 
straightforward to derive the Signal Transfer Function (ST F) which is the input x(n) 
to output y(n) transfer function and the Noise Transfer Function (NTF) which is the 
quantization noise e( n) to output y( n) transfer function. The expressions for the ST F 
and the NT F are given in Equations 3.2 and 3.3. 
ST F(z) = H(z) 
1 + H(z) 
1 
NTF(z) = l + H(z) 
(3.2) 
(3.3) 
From first inspection it is clear that these two transfer functions are significantly 
different. We would like to have the signal unchanged as it passes through the ADC. 
However we can increase our Signal to Noise Ratio (SNR) if we can "push" the noise 
to higher frequencies and attenuate it at lower frequencies i.e., in our band of interest. 
This is the essence of noise shaping. By controlling the frequency response of this loop 
filter, we can effectively high-pass filter the noise. To achieve this, we choose H(z) so 
that it has a large magnitude from DC through our band of interest 10 • Now SFT(z) 
will be close to unity from DC to lo - very similar to an opamp in unity gain feedback. 
However, the NT F magnitude will be very small ( close to zero) in this frequency range. 
So we have attenuated the noise significantly and have left the signal untouched. At 
higher frequencies, the NT F increases in magnitude and the ST F magnitude decreases. 
For this to happen, we realize that H(z) needs to be a low-pass function. It is to be 
stressed here that there are several design parameters of interest like the order of the 
filter, pole-zero placement of the filter, number of quantizer levels and so on which impact 
the design methodology greatly. But that discussion is postponed to the next chapter. 
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3.6 Bandpass Sigma-Delta Modulators 
Having introduced the basic essentials of a Sigma-Delta modulator, let us now fo-
cus our attention to the band-pass (BP) SD modulator. Initially SD modulators were 
employed in systems wherein the sampling rate is greater than the highest frequency 
component of the input. Later the bandpass counterparts was introduced. In a band-
pass SD modulator, the sampling rate need only be greater than the bandwidth of the 
input. 
Traditional, low-pass SD modulators place noise transfer function zeros near DC in 
order to null the quantization noise in a narrow band around DC. However in a bandpass 
SD modulator, the noise transfer function zeros are placed at a non-zero frequency le• 
So the quantization noise is minimized in a band around le• It is now obvious that 
if the input signal is limited to a narrow band around le, then the output bit stream 
would be an accurate representation of the input signal. But in order to accomplish this 
modification in the noise transfer function, the loop filter transfer function would have 
to change. It has been pointed out that the loop filter transfer function is of low-pass 
nature in a low-pass SD. However in a BP SD this transfer function is of a band-pass 
nature. It is to be pointed out here that the post-processing digital filter would also have 
to be of a band-pass nature. The block diagram in Figure 3.1 would still be relevant -
but all the low-pass filters would have to be changed to band-pass filters. 
The advantage of the BP SD is more evident now : For an input of bandwidth Is 
around fe, a low-pass SD would have to have a sampling rate several times greater than 
le+ fs - the highest input signal component. However if a BP SD is to be employed, 
then it is sufficient that the sampling rate be higher than only Is- For inputs riding on 
carrier signals as in RF transceivers, fe is usually several order of magnitude larger than 
fs. For example, consider a 2 MHz wide signal over a 1 GHz carrier. Using a low-pass 
SD would imply a sampling rate of nearly 64 GHz for an OSR of 32. However for a 
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band-pass SD, the sampling frequency needs to be 128 MHz only!. 
This thesis discusses the analysis, design and testing of a SD prototype. In a strict 
sense, the nature of the loop filter used defines the SD. So a BP SD has a band-pass filter 
as its loop filter while the regular SD has a low-pass filter as its loop filter. The prototype 
, as per this definition, is a low-pass SD. However the sampling rate has been chosen to 
be higher than only the input bandwidth and not the highest frequency component of 
the input signal. In this aspect, it behaves like a BP SD. To conclude this discussion, 
even though the prototype is not a BP SD in the strict sense of the term, it is however 
significantly different from a conventional SD. Infact the fact that the prototype can 
work on band-pass inputs, qualifies it as a BP SD. Hence the term "pseudo" band-pass 
is used to refer to the prototype. 
3.7 Performance Metrics - DR and ENOB 
Signal to Noise Ratio, Accuracy, Linearity, Spurious Free Dynamic Range are few of 
the important metrics. Although there are several of them, few of them are more critical 
for the RF transceiver application. We shall look at Dynamic Range (DR) and Effective 
Number of Bits (ENOB) briefly. 
The Dynamic Range (DR) of a converter is usually specified as the ratio of therms 
value of the maximum amplitude input sinusoidal signal to the rms output noise plus 
the distortion measured when the same sinusoidal is present at the output. In other 
words, DR is the difference in power between the maximum signal level that must be 
handled and the noise-floor. It is to noted that this definition of DR often results in 
a DR measure that is a function of the input frequency. So it is not uncommon to 
specify a minimum DR over the frequency band of interest. For baseband applications 
in particular, no channel select filtering is performed prior to the baseband in DCR, and 
hence the maximum signal level is set by the blocking requirements. The signal path 
20 
typically has fixed gain (through a LNA) and variable gain (through Automatic Gain 
Control) dictated by the input signal strength. Usually a Low Noise Amplifier (LNA) 
bypass mode will be provided for a strong signal. The noise floor is set by the system 
reference sensitivity (minimum desired SN R) and the SN R required to detect the signal 
at an acceptable bit error rate. The maximum SN R of a Nyquist rate N-bit converter 
is given in Equation 3.4. 
SNR(dB) = 6.02N + 1.76 (3.4) 
However the SD ADC has a single bit output. So once the SN R is calculated (say 
in the frequency domain using FFT) then the effective number of bits can be reverse 
calculated as the N in Equation 3.4 using the SN R determined. This makes it easier 
to compare oversampling ADCs with the more conventional ones. 
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4 DESIGN OF SD ADC FOR BASEBAND PROCESSING 
4.1 Introduction 
This chapter deals with the design methodology of the SD ADC for baseband pro-
cessing in a RF transceiver with special emphasis for use in Wide-band CDMA systems. 
First the "Pseudo" band-pass SD Modulator-based transceiver architecture is presented. 
The next section deals with the system characteristics of Wide-band CDMA. This is fol-
lowed by a discussion of the specifications for the ADC. The next section discusses the 
tradeoffs involved in implementing such an ADC. The choice of the topology is explained 
next. Following this, the impact of the choice of the NTF on the overall performance is 
discussed. Finally a design methodology to optimize the NTF is referred to. 
4.2 Implemented Transceiver Architecture 
The architecture of the transceiver, considered till now, can be summarized as follows: 
The incoming RF signals are down-converted directly to baseband and then digitized by 
the SD ADC. Further filtering, post-processing takes place in the digital domain usually 
implemented through a DSP. Now arises an interesting question : Is there any way to 
include the mixing functionality within the ADC block ? Let us first see if that would 
offer any advantages. In [10], a SD ADC with a mixer inside the feedback loop has 
been analyzed. It has been reported that the ability of the SD modulator to suppress 
distortion arises neither due to the oversampling operation nor due to the quantization 
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noise generated by the internal quantizer. It can be attributed to the multi-bit nature 
of the modulator output. In other words, the 1-bit quantizer SD ADC will not offer any 
attenuation of the distortion. So from a distortion viewpoint, with 1-bit quantizers, the 
inclusion of the mixer inside the loop would not improve its linearity. What this means 
is that the performance would be the same as if the mixer were present outside of the 
loop. However the advantages of merging the mixer block with the SD ADC would still 
exist. So it was decided to include the mixing operation inside the loop. 
4.3 Wide-band CDMA cdma2000 
4.3.1 System Characteristics 
The 1980s heralded the mobile cellular era. Over the last two decades, mobile commu-
nication has undergone significant technological improvements and tremendous growth. 
First generation (1 G) systems using analog transmission for speech services were in-
troduced in the 1980s. Second generation (2G) systems using digital transmission were 
introduced in late 1980s offering higher spectral efficiency, better data services, and more 
advanced roaming. These in turn will evolve towards systems that offer more advanced 
features such as bit rates of 100 - 200 Kbps for circuit and packet switched data [11]. 
They are commonly referred to as Generation 2.5 systems. 
Third Generation (3G) systems will be the next step in their evolution. Emerging 
requirements for higher data rates and higher spectral efficiency are the main drivers 
for 3G systems. Both the International Telecommunications Union (ITU) and the Eu-
ropean Telecommunications Standards Institute (ETSI) are actively involved in the def-
inition of these 3G systems. These 3G systems are called IMT-2000 (International 
Mobile Telecommunications-2000) by ITU and ETSI refers to them as UMTS (Univer-
sal Mobile Telephone Systems). It is also common to refer them as IMT-2000/UMTS. 
The objectives are : full coverage and mobility for 144 Kbps (preferably 384 Kbps), 
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limited coverage and mobility for 2 Mbps, high spectral efficiency compared to exist-
ing systems and high flexibility to introduce new services [11]. In the search for the 
most appropriate multiple access scheme, several schemes have been proposed. One of 
them is cdma2000 proposed by the Third Generation Partnership Project 2 (3GPP2). 
The Third Generation Partnership Project 2 (3GPP2) is a collaborative Third Gen-
eration (3G) telecommunications standards-setting project comprising North American 
and Asian interests developing global specifications for Radio Transmission Technologies 
(RTTs). The cdma2000 air interface standards specify a spread spectrum radio interface 
that uses CDMA technology to meet the requirements for 3G wireless communication 
systems. It is also to be mentioned that cdma2000 is fully compatible with the existing 
IS-95 standard allowing gradual evolution of the existing networks. This work focuses 
on the cdma2000 physical layer standard defined in [12]. 
The main parameters of cdma2000 are presented in Table 4.1 [12]. Since our interest 
is in baseband filtering, we shall look at its specifications in the next section. 
Table 4.1 Parameter summary of cdma2000 
Parameter Specification 
Channel Bandwidth 1.25 (1 X) /5 ( 4 X) /10 (8 X) /20 (16 X) MHz 
RF Carrier PCS Band ( 824 - 894 MHz) 
Cellular band (1850 - 1990 MHz) 
Down-link RF channel structure Direct spread or Multi-carrier 
Spreading modulation Balanced QPSK (down-link) 
Dual-channel QPSK (up-link) 
Data modulation QPSK ( down-link) 
BPSK (up-link) 
Spreading factors 4 - 256 
Data Frame length 20 ms 
4.3.2 Baseband Filtering 
Before we look at the receiver baseband filtering needs, let us see how the transmitter 
waveforms are created. The binary pulses of data/voice at the transmitter need to 
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be mapped onto continuous-time waveforms for transmission over a RF carrier. The 
straightforward way would be to use rectangular pulses. However, they are not spectrally 
efficient and occupy a bandwidth larger than the lower bound of half the signal symbol 
rate - the Nyquist bandwidth. But realizing the Nyquist bound is not practical as it 
requires the impulse response of the system to be be infinitely long. So the common 
approach is to confine the spectrum to a required bandwidth and to minimize Inter-
Symbol Interference (ISI) is to use Nyquist raised-cosine filters with a specific roll-off 
factor. The frequency bands are defined as shown in Figure 4.1 in cdma2000 [12]. 
20 log10I S(f)I 
------------------------------------------------·-----------------------------------------------------------------------------1 
D1 
D2 
Vil 
fp fs f 
0 
Figure 4.1 Baseband filters frequency response limits 
Specifically, the normalized frequency response of the filter shall be contained within 
±61 in the passband O < f < fp, and shall be less than or equal to ±52 in the stopband 
f > fs• The numerical values for the parameters are 51 = -1.5 dB, 52 = 40 dB, 
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fp = 1.7164 MHz, and fs = 1.97 MHz. It is to be noted here that this mask also defines 
the frequency response of the decimation filter. 
From this figure, it is clear that the 3dB bandwidth is nearly 2 MHz, 1.97 MHz to 
be exact. It is to be noted that this is the bandwidth of the signal over the carrier. 
cdma2000 has been defined for operation in the Cellular and the PCS bands which 
translate to 824 - 894 MHz and 1850 MHz - 1990 MHz respectively. In the prototype, 
we restrict ourselves to operation in the cellular band. It is to mentioned here that 
even though the prototype is based on the cdma2000 system, it can be used in other 
wide-band CDMA systems with little or no modification. 
4.4 Prototype Specifications 
In the second chapter, the use of a SD ADC as a baseband channel select block was 
outlined. From that discussion, it is clear that the architecture in Figure 2.3 is worth 
pursuing due to its distinct advantages. In summary: The LNA boosts the signals after 
they are received at the antenna. Signals with a higher amplitude would be bypassed 
by the LN A to prevent saturation of the signals at the front-end of the mixer. They 
are then directly down-converted to baseband in the mixer. They are then digitized by 
the SD modulator and the subsequent decimation and channel-select operation can be 
done in the DSP. The signals have to further demodulated, de-scrambled, de-interleaved, 
decoded along with all the other digital signal processing algorithms. But since we are 
more interested in the baseband processing and all the post-processing can be imple-
mented using a DSP, we shall limit our discussion until the stage wherein the input 
signals are digitized. It is to be noted that the digitization has to be done in two parallel 
paths for the in-phase and quadrature-phase channels. And as a step towards higher 
levels of integration, the down-conversion mixing operation is shifted to inside the SD 
loop. Sub-sampling is employed inside the SD modulator to down-convert the incoming 
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signals to baseband. This is another key feature of the prototype. The tradeoffs of this 
will be discussed later. 
cdma2000, as discussed earlier, is a spread spectrum system and hence has an inher-
ent processing gain due to the spreading of the codes by the long pseudo-random codes. 
For cdma2000, the spreading gain is in the range of 4 to 256. This reduces the dynamic 
range requirement of the baseband processing. In other words, it is as if the spreading 
gain added a few extra bits to the resolution and hence the ADC by itself needs only 
lower resolution. The required dynamic range of the converter should be selected in such 
a way that the converter does not saturate with the Automatic Gain Control (AGC) 
setting and that quantization noise does not degrade the overall air link performance. 
It has been shown in [11] that 4 to 6 bit converters are sufficient in wide-band CDMA 
environment. This is also seems to be the case with the receiver implemented in [13]. So 
the target specification has been set at 4 - 6 bits i.e., nearly 24 - 36 dB Signal to Noise 
Ratio SNR. And this is defined over a 2 MHz bandwidth for fully differential inputs. 
For single-ended inputs this translates to 18 - 30 dB SN R as they have half the signal 
swing. Next, we take up the selection of the architecture. 
4.5 Architecture Tradeoffs 
SD ADCs can be divided into two broad categories - Single-loop and Multi-stage. As 
the name implies, Single-loop converters have a ADC, DAC and a series of integrators 
(low-pass filters). Multi-stage converters , also referred to as MASH (Multi stAge noise 
SHaping) converters, consist of a cascade of single-loop converters. 
4.5.1 Single-loop versus Multi-stage 
Traditional SD ADCs were used for the generation of high-resolution digitized out-
puts usually at low speeds. Typically they have been used to implement 16+ bit reso-
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lution ADCs for digital audio, DVD applications. For such applications, use of a large 
oversampling ratio tends to be quite attractive. For example, in [14] even with an OSR 
of 128, the sampling rate is only 6.144 MHz. However such large oversampling ratios are 
not possible for baseband processing. With a 2 MHz bandwidth, even a modest OSR of 
32 results in a sampling rate of 128 MHz - no longer trivial for deep sub-micron processes. 
As a result, SD ADCs designers must come up with solutions that can meet the SN R 
requirements at modest OS Rs. The dynamic range is a strong function of the OS R, the 
order of the loop filter and the resolution of the quantizer. So the designer can chose 
these three parameters wisely to realize the performance needed. Another approach 
would be to use MASH converters. Here, interestingly, there are even more increased 
levels of tradeoff between the number of stages, the order of the filter in each stage, the 
number of quantizer levels in each stage and so on. MASH converters use combinations 
of inherently stable first and second order single-loop converters to achieve more effective 
noise shaping. As an illustration, a cascade of two second order single loop converters 
(2-2 cascade) along with a digital recombination network can yield fourth order noise 
shaping. However the overall noise shaping is strongly related to the matching of the 
signal paths. If the analog and the digital signal paths do not match, then the dynamic 
range is significantly limited. The single main reason why single-loop architectures are 
preferred is that they are relatively insensitive to mismatch in circuit components. So 
for the prototype, the single-loop architecture was chosen. Having chosen the single-loop 
architecture, there are still a lot of tradeoffs to be analyzed. We shall look at them one 
by one. 
4.5.2 Resolution of the Quantizer 
SN R is a strong function of the number of levels in the quantizer. The primary 
advantage of multi-bit quantizers is that the ratio of signal power to the quantization 
noise power is dramatically increased from that of a 1-bit quantizer; typically 6 dB per 
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additional bit. This translates to tradeoffs among other parameters. For instance, a 
lower OSR can now be employed with the multi-bit quantizer for the same performance 
that would be needed with a 1-bit quantizer. This reduction in OSR can be a significant 
advantage when designing systems with a wide bandwidth. Another advantage of the 
lower clocking speed is the decreased power consumption in the digital circuitry [9]. 
However multi-bit quantizers suffer from significant disadvantages. A notable one being 
that they lack the ability of 1-bit quantizers to achieve excellent signal linearity without 
the use of matched components. The integral linearity of the SD ADC is no better than 
that of the multi-bit internal DAC. Therefore achieving even modest linearity is not easy 
in multi-bit systems. In plain digital CMOS processes the smallest mismatch that can be 
achieved is on the order of 0.1 - 0.5 % and this translates to a modest 60 dB. Although 
this is sufficient for wide-band CDMA, it is not suitable for GSM and other standards. 
Moreover multi-bit quantizers tend to need more, even complex, analog circuitry which 
is generally more difficult to design than the digital section. Interestingly, the non-
linearities of multi-bit SD ADC are determined significantly by that of the internal 
DAC. The internal ADC seems to have only a small ( often insignificant) effect since the 
high gain in the feedback path reduces the effect of its nonlinearity. 
1-bit quantizers have achieved popularity for use in integrated circuit ADCs because 
they employ 1-bit internal DACs that do not require precision component matching. 
They can be implemented in a plain digital CMOS process without the economically 
costly addition of precision thin-film resistors or the use of laser trimming. In fact, 1-
bit quantizers are inherently linear - to a first order - as they produce only two output 
transition points and any two points define a straight line. This is, in fact, the reason why 
with 1-bit quantizers the non-linearities of the mixer are not attenuated even though the 
mixer is present in the feedback loop[lO]. It should be pointed out that the inherently 
linear assumption is not necessarily true for real-life quantizers. For one, the output 
signal levels are weak functions of the input. Clock feedthrough, power supply variations 
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also add to this. However techniques exist to implement memoryless coding (like return-
to-zero RZ) which can reduce these non-linearities significantly. So for the prototype it 
was decided that a 1-bit quantizer would be used. Also if switched-capacitor circuits are 
employed, they realize memoryless outputs and offer better linearity. 
4.5.3 Order of the Filter 
The impact of the order of the filter on the SN R performance is straight-forward. 
Higher the order, more accurate is the digitization. However, so far we have not discussed 
the stability of SD ADCs. A stable modulator is one in which the input(s) to the 
quantizer(s) remain bounded so that the quantization error is bounded by ±% where Li 
is the quantizer step size or LSB. By "not stable" it is meant that the modulator exhibits 
large, although not necessarily unbounded, states and has a poor SN R compared to that 
predicted by linear models [15]. A further characteristic of an unstable converter is that 
it generally has an oscillation frequency that is rather low, producing an output of long 
strings of ls and Os. Unfortunately the stability of higher-order converters is not well 
understood as they have nonlinear elements in their feedback paths and hence tend to 
be stable for some inputs and unstable for others. As a rule of thumb, keeping the 
magnitude of the Noise Transfer Function NT F less than 1.5 often results in stable 
modulator [16]. But this has little rigorous justification. There exists no necessary and 
sufficient stability criterion for SD ADC with arbitrary inputs [17]. However it is widely 
accepted that higher order ( order greater than 3) converters are only conditionally stable 
[4]. Stabilizing a higher-order loop often requires use of complicated procedures and 
involves methods that limit the SNR. So it was decided that a second order, single-loop 
ADC with 1-bit quantizer would be used in the prototype. 
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4.5.4 Oversampling Ratio 
It can be easily verified that an OSR ratio of at-least 32 would satisfy our require-
ments. So the OSR was set at 32. This translates to a sampling rate of 128 MHz. 
However the implications of the choice of OSR will be briefly addressed here. It 
may seem that higher the OSR, more difficult the design of the analog circuitry. This is 
not always the case. Assume that a modulator has been designed with an oversampling 
ratio of N. Further assume that the system is to be modified for an OSR of 2N. In 
other words, the opamp (used in the filter) needs to have twice the unity gain frequency 
now. One easy way to accomplish this would be to halve the sampling and load ca-
pacitances. So higher OSRs need not always place more stringent requirements on the 
analog components. But then due to the reduced capacitor size, the k'[ thermal noise 
power bound increases by a factor of two. However since the sampling frequency is also 
doubled, the noise floor value decreases by two. So the noise power in our band of inter-
est stays the same. But the speed of the opamp can be increased just by reducing the 
load capacitance only until the unity-gain frequency approaches the non-dominant pole 
frequency, at which point the phase margin starts to decrease. The sampling frequency 
of 128 MHz, not impossible, is nonetheless not easy to achieve. 
4.5.5 Choice of the Filter 
Perhaps one of the important choices that must be made in designing any SD ADC 
modulator is the choice between a Switched Capacitor (SC) implementation and a con-
ventional active-RC Continuous Time (CT) design. In general, most IC implementations 
use SC circuits while system level or hybrid implementations tend to use CT circuits [8]. 
SC realizations offer more advantages which make it a better choice for integrated 
implementations. Firstly, the pole-zero locations are set by capacitor ratios which are 
highly accurate ( on the order of 0.1 % ) . In contrast, the RC time constants in CT 
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circuits can vary as much as 20 %. Of course techniques such as laser trimming, on-chip 
tuning exist but the result is often expensive, complicated. Secondly, SC circuits are 
compatible with digital processes. There is no need for large capacitors, linear resistors 
or low noise opamps as needed by CT circuits. Thirdly, SC circuits are insensitive to 
clock jitter assuming that full settling of the outputs occur. They are also insensitive 
to the exact shape of the opamp settling waveform as long as settling to the allowed 
bound occurs. And finally with SC implementation, the loop filter response scales with 
the clock frequency. But it is not as if SC circuits have no disadvantages. Typically 
large capacitors are needed and the circuits are more prone to digital noise as they are 
inherently sampling systems. But SC implementation appears to be the better choice 
for our application. 
But still there is one more design choice to be made - perhaps the single most 
important one. It is the choice of the Noise Transfer Function. The next section deals 
with this and a design methodology presented in [15] is discussed. The reason this has 
been presented at the end is due to the fact that the choice of NTF is almost independent 
of the above discussion of the other parameters. And some of the previous choices impact 
the NTF and not the other way round. So it makes more sense to devote our attention 
to NTF choice once the other variables have been decided upon. 
4.5.6 NTF 
NT F 1 has a significant impact on the overall performance of the modulator. Higher 
the attenuation of the noise in the band of interest, higher the SNR. It is true that the 
ST Falso impacts the SNR. However the ST Fis close to unity for almost any choice 
of LPF for the loop filter. So it is not surprising that the design of NTF assumes a more 
critical role. The frequency response of any filter is determined by the location of its 
poles/zeros. From Equations 3.2 and 3.3 it is clear that the poles of the loop filter H(z) 
1 This section is based on the analysis given in [15]. 
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are the zeros of the NT F. So placing the poles in the signal band would achieve the 
desired noise shaping. It is well known that the zeros of the NTF need not be coincident 
[18]. By spreading the zeros across the signal band, the in-band noise can be further 
reduced. 
An approximate analytical expression for the in-band noise can be arrived at by 
assuming that the noise induced by the quantizer has a spectral density of½ in the band 
[O,wb] - The in-band noise N 0 is given by Equation 4.1. 
Na2 = 2_ fwB IH(eiw)l2 dw 
31r lo (4.1) 
So we have to choose the pole locations so that N 0 is minimized. Even for modest 
OSR, wb ( normalized with fs = l) is much less than one. So we can approximate 
n 
IH( eiw) 12 k IT ( w - wi) 2 (4.2) 
i=l 
where k is a constant and n is the order of the filter. This is valid especially when 
the magnitude of H is almost constant in the signal band. One such filter would be a 
filter with Butterworth poles and a corner frequency beyond the signal band. This is an 
optimization problem and we have to solve for the minimum of I given by 4.3. 
l w2 r1 TI ~ 1 (w2 - w~) 2 dw n even . J JO i-1 i min = fl Tib1 ( w2 - w;) 2 dw n odd (4.3) 
This problem has been solved analytically and the zero locations for orders 1 through 
3 are presented in Table 4.2. As this table shows, optimized zero placement can yield 
an improvement in the SNR. 
But still the corner frequency of the Butterworth poles needs to be computed. This 
choice is somewhat arbitrary and is based more on trial and error. In other words, the 
corner frequency is swept across the range of values and the most optimal one is chosen. 
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Table 4.2 Optimized zero locations for NT Fs of order 1-3. 
Order Zero locations ( normalized to w B) SNR Improvement 
1 0 0 
2 ±J3 3.5 
3 0, 8 
It is to be pointed out that the Delta-Sigma MATLAB toolbox developed by Schreier 
has been used to get the NT F for use in the prototype, rather than resorting to comput-
ing them analytically. As of this writing, this toolbox is available via anonymous ftp from 
next424.ece.orst .edu or 128.193.48.65 - ftp://next242.ece .orst.edu/pub/delsig.tar.Z. The 
pole-zero plot and frequency response of this NT F are given in Figures 4.2 and 4.3. 
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So far the discussion has centered on the NT F. However in the Interpolative struc-
ture implementation, the actual filter implemented is the loop filter H(z) which is related 
to the NT F as in Equation 4.4. So using the "optimized" NT F, the loop fi lter H(z) 
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Frequency response of the optimized NTF 
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Figure 4.3 Frequency response of the optimized NTF 
can be determined as in Equation 4.5. 
1 
H(z) = NTF - 1 
H 0.0773z-1 - 0.0559z-2 
(z) = 1 - l.9966z-1 + 0.9998z-2 
(4.4) 
(4.5) 
Thus the various design choices and tradeoffs involved in choosing an architecture 
for the SD ADC prototype have been explained in this chapter. The next chapter deals 
with the actual implementation details of this prototype. So to sum up this discussion, 
a single-loop SD ADC with a 1-bit quantizer, second order filter implemented using 
switched capacitor circuits employing an OSR of 32 is to be used. 
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5 PROTOTYPE DESIGN 
5.1 Introduction 
This chapter details the design of the prototype. The chapter begins with a review 
of the architecture for the prototype. The use of sub-sampling to eliminate the down-
conversion mixer block is then explained. The next section talks about the pros and cons 
of sub-sampling and its implications. Then the specifications of the individual blocks like 
the filter, comparator and so on are derived. These are then related to the specifications 
of the opamp, switches and the other building blocks. Possible implementation details 
are also briefly discussed. However the exact implementation details are postponed to 
the next chapter. 
5.2 "Pseudo" Band-pass SD Modulator 
From the discussion in the previous chapter, it is clear that a mixer is to realized 
inside the SD feedback loop - the mixer down-converts the signals and the remaining 
circuitry digitizes it. So a mixer operating at 900 MHz in required. The next question 
that arises is : How to implement this mixer ? The mixing function can be realized 
using a sub-sampler. In other words, the mixer can be implemented as a front-end to 
the filter. Since a switched-capacitor filter is being used, this is easily achieved. Infact 
the sub-sampler is implemented using two pairs of switches and a sampling capacitor. So 
the existing filter input signal paths function as sub-samplers. The final block diagram 
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of the prototype looks as in Figure 5.1. 
From 
RF 
Subsampling mixer 
Switch array 
2nd order 
Switched-Capacitor 
Clock 
Phase 
Generator 
External 
Clock 
LPF 
1 bilD/A 
(Switch 
network) 
1 bit All) 
(Comparator) 
Figure 5.1 Proposed architecture of the prototype 
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It is to be noted here that even though the modulator has a low-pass filter, it can 
process band-pass inputs due to sub-sampling ! Having introduced sub-sampling, let us 
look at what it means and its design implications. 
5.3 Sub-sampling 
Conventional mixers work as analog multipliers with the output being the product 
of the input RF frequency signal and the Local Oscillator (LO) signal. Usually the 
difference in the RF and LO frequencies is the Intermediate Frequency (IF). But in a 
DCR (zero-IF) system, this means that the LO frequency is also as high as the RF fre-
quency - usually few GHz. One important performance metric of a mixer is its linearity. 
A mixer is more linear and more effectively suppresses inter-modulation distortion by 
how closely its input-output relation approaches analog multiplication. Mixers based on 
Gilbert cells are often used. It is often difficult to pre-distort the RF input to cancel out 
the non-linear bipolar or MOSFET characteristics. Non-linearity of a mixer is usually 
specified by the input third-order intercept point (IIP3) - the RF input power at which 
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the third harmonic power equals the output power at the fundamental. Higher the IIP3, 
lower the inter-modulation products (IMP). IIP3 of mixers based on the Gilbert cell 
is typically around O dBm and seldom rises above 10 dBm [19]. However this is only 
marginally acceptable for spread spectrum receivers. Moreover the short channel effects 
often limit the mixer linearity. So it is not uncommon to use sub-sampling. 
Sub-sampling refers to sampling a signal of frequency fin at a frequency lower than 
its Nyquist rate i.e., Is < 2fin· The next question that arises is how is the input 
signal restored ? Will aliasing not occur ? The answer is that yes, aliasing will occur. 
In fact, the recovered signal is one of the aliased components between O and ft. It 
is to be remembered that the input is a band-pass signal residing over a carrier i.e., 
fin = !carrier+ f message· So if we are careful to choose Is > 2f message, then we can obtain 
an exact copy of the input signal using the sub-sampler. If the sampling frequency is 
higher than twice the input bandwidth, then no information is lost in the process. 
There are several advantages in using sub-sampling mixers. We realize that the LO is 
at the baseband sampling frequency and hence is not close to the RF frequency. So there 
is almost no spurious re-radiation of the LO onto the antenna. It is to be recalled that 
spurious LO re-radiation causing time-wandering offsets is one of the main disadvantages 
of the DCR architecture. So sub-sampling actually helps in this aspect. Moreover, the 
LO is at a very low frequency and hence the LO levels can be boosted to be rail-to-rail 
easily. This increases the drive on the switches and improves their linearity. 
5.4 Design Implications of Sub-sampling 
However sub-sampling is a mixed blessing. On the one hand, it decreases the LO 
frequency to near baseband levels thereby achieving higher linearity. But in real life, the 
signal is mixed with significant noise. This wide-band noise is aliased and appears in the 
signal band as well [20]. In sharp contrast to the narrow-band nature of the input, noise 
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is wide-band. So in fact, the noise signals fold over as many times as the oversampling 
ratio. The definition of the OSR is given in Equation 5.1 . 
OS R = !sample 
SignalBandwidth 
(5.1) 
So sub-sampling increases the noise floor and to reduce this, the input signal should 
be filtered as much as possible before sampling takes place. Since there is a RF band-
select filter preceding the SD ADC, this just translates into an stop-band attenuation 
specification for that filter. 
Another important issue is the permissible sampling clock jitter. The sampler must 
possess good time resolution to keep the sampling errors low. One must have low 
aperture jitter i.e., low uncertainty in sampling instants. Even though the LO frequency 
(same as the clock frequency) is much lower than the conventional (Nyquist sampling) 
circuits, the allowable phase noise is same as for the higher LO case. Hence, even though 
the frequency of the sampling clock need only satisfy the Nyquist criterion applied to the 
signal bandwidth, its absolute time jitter should be a very small fraction of the carrier 
frequency [21]. So this actually makes the clock generation, buffering circuitry design 
more difficult. In summary, the higher noise floor and inherent sensitivity to clock jitter 
often are the key disadvantages in using sub-sampling stages. However, a 900 MHz 
down-conversion mixer with an IP3 of +27 dBm and a noise figure of 18 dB has been 
implemented in [19] and this motivates the use of sub-sampling. 
5.5 Filter 
From the previous chapter, the loop filter transfer function to be implemented is 
given by Equation 5.2. 
H 0.0773z-1 - 0.0559z-2 
(z) = 1 - l.9966z-1 + 0.9998z-2 (5.2) 
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This is a second order biquadratic transfer function. It can be observed that the 
above transfer function has 4 digits of precision in the filter coefficients. It is true that 
through switched capacitor implementation, we can achieve accuracy on the order of 0.1 
% or three significant digits. However using as small a capacitor spread as possible to 
implement this filter is desired. This would relax the design, implementation and layout 
aspects of filter design. Moreover, plain digital processes do not offer very linear or high 
capacitive-density layers to implement the capacitor. The only viable option is to use 
inter-metallic layer capacitance to build the capacitors. Needless to say, the area needed 
to implement even a modest sized capacitor would be quite significant. So it would be 
better if the capacitance spread could be reduced. 
The high-Q biquad structure presented in [17] is used in the prototype. Appendix 
A deals with the design, implementation of the biquadratic transfer function using this 
architecture. Given this, it is straightforward to compute the values of the capacitors 
to used in the implementation viz., K 1 through K 6 . For the original transfer function, 
the capacitor values had a large spread. Precision capacitor ratios are typically achieved 
using "unit cell" approach wherein the smallest capacitor is implemented as N smaller-
sized capacitors in parallel. So the current choice of the transfer function results in a 
capacitor array that would be large and complicated to implement. So ways to reduce 
this spread will aid the design process significantly. One solution would be to explore 
alternate implementations. Several biquad stages exist in the literature, but the chosen 
high-Q implementation is nearly optimum [17]. One other alternative exists. If the 
transfer function can be changed then perhaps the capacitor spread can be reduced. 
However it is clear from the discussion in the previous chapters that the filter transfer 
function significantly impacts the overall modulator performance. And in fact, the 
present transfer function has been chosen to be optimal. However if the price to be 
paid for changing the coefficients slightly is small, then it would be worth the trade-off. 
System-level simulations of the modulator were performed using MAT LAB/ Simulink 
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toolbox. Appendix B gives a brief overview of the system-level modeling, simulations 
in MAT LAB. The SNR of the modulator (with the transfer function untouched) was 
determined to be 60 dB, over a 2 MHz bandwidth at an OSR of 32 with an input signal 
of 100 m V 0-p at 900 MHz. The filter coefficients were progressively truncated to fewer 
digits of precision and the resulting SN R observed. It was found that the overall SN R 
decreased to 54.55 dB when the coefficients were truncated to one digit precision values. 
It is to be noted that this SNR is still significantly higher than the SNR needed. In 
order to implement this transfer function, it was found that the capacitor values needed 
were just 1, 2, 5 and 10. Since this is a small price to pay for the significant reduction 
in the complexity of the implementation, it was considered a wise tradeoff. 
The final transfer function is given in Equation 5.3. 
H 0.07 z-1 - 0.05z-2 
(z) = 1 - 1.98z-1 + 0.99z-2 (5.3) 
The pole-zero plot and the frequency response of this filter are given in Figures 5.2 
and 5.3 respectively. It maybe surprising that even with reduced precision, the SNR has 
not degraded a lot. However this is to be understood as follows : Even though the filter 
coefficients have been truncated to two decimal digits, the actual poles and zeros have 
changed only to a much smaller extent ( < 4 % ) . This accounts for the small degradation 
of SNR. The actual design details of the filter like the choice of opamp will be presented 
in the next section. 
It has also been decided to use fully differential, balanced implementation. One main 
advantage of using fully differential structures is that it increases noise rejection. Any 
common-mode noise imposed on the inputs will be attenuated to a great extent, assuming 
a modest Common Mode Rejection Ratio (CMRR). Having balanced structures implies 
that it is more likely that noise appears as a common mode signal due to the symmetry 
of the circuitry. Moreover these structures also improve linearity. If the input signals 
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Pole-zero plot of the loop filter 
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Figure 5.2 Pole-zero plot of the loop filter 
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are distorted symmetrically around the common mode voltage then the output will have 
only odd-order distortion terms which are often much smaller. 
At a first glance, it may seem that fully differential structures would need twice the 
area. However this is not the case. Firstly, the single-ended structure can be easily 
modified for fully differential operation and does not occupy twice the area. Secondly, 
the output signal swing doubles. If the single-ended signals are limited to± 1 V then the 
maximum peak-to-peak signal swing for the single-ended case is 2 V. However for the 
differential case, it is ±2 V or 4 V. So for the same dynamic range taking into account the 
kJ thermal noise power, capacitors can be half as small. The signal power increases by 
the square of two, but the noise power doubles due to two capacitor networks existing in 
the fully differential case. Since the capacitor sizes are halved, the corresponding switch 
sizes can also be halved. 
However, when the design is completed the fully-differential version occupies slightly 
more area than the single-ended case. To take full advantage of this fully-differential 
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Figure 5.3 Magnitude and phase response of the loop filter 
nature of the filter, the entire signal path is fully-differential. It is to be noted that 
the above filter uses parasitic insensitive integrating paths. This is quite an important 
aspect and hence the following section discusses it. 
5.6 Parasitic Capacitance Insensitivity 
It has already been discussed that the capacitors would be implemented using metal 
layers. It can be noted that there also exist some parasitic capacitances. There are 
two significant ones - between the bottom plate and the ground plane ( the substrate 
is connected to DC potential which is AC ground) and between the top plate and the 
ground plane referred to as the top-plate and the bottom-plate parasitic capacitances 
respectively. For higher capacitive density layers, the bottom-plate parasitic is roughly 
a tenth and the top-plate parasitic is a hundredth. Since only metal layers are used, 
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these numbers can be an order of magnitude larger in the prototype. 
Consider a simple delay-free integrating signal path as in Figure 5.4. The analysis 
of this is straightforward and the transfer function is given by Equation 5.4. With the 
parasitic capacitances (top plate Cp1 and bottom plate Cp2 ) in place, the circuits looks 
like as in Figure 5.5 and the transfer function is slightly modified as in Equation 5.5. 
Phi1 
1 
01 
Phi2 
1 
02 
C2 
All switches are NMOS 
switches. 
Figure 5.4 Parasitic sensitive integrating signal path 
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Figure 5.5 Equivalent circuit of the signal path 
Vout 
(5.4) 
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(5.5) 
It can be realized that the gain coefficient is now related to the ratio Ci ~hpi which 
is not well controlled and is in fact voltage-dependent. In order to avoid this, parasitic 
insensitive signals paths have been proposed [17]. The modified structure is given in 
Figure 5.6 and the transfer function, surprisingly, is the same as in Equation 5.4. 
Phi1 
1 Cp1 
01 
Phi2~ 
Cp3 Cp4 
_r C2 
Phi1 -=-
1 
'--------'-----I 
C1 
03 04 
02 
Phi2 
All switches are NMOS 
switches. 
Figure 5.6 Parasitic insensitive signal path - with the parasitic capacitances 
shown 
Even though the parasitic capacitances are present (they cannot be eliminated), they 
have no effect on the transfer function . Capacitors Cp2 , Cp3 are connected to opamp 
virtual ground or signal ground and hence are effectively shorted. Capacitor Cp4 is 
connected to the output and affects only the settling behavior and not the final settled 
value. The capacitor Cp1 is charged by the input signal and is discharged by switch Ql 
and hence does not affect the charge in the sampling capacitor C1 . Thus it can be seen 
that this signal path eliminates the effect of the parasitic capacitances on the transfer 
function. Figure 5. 7 illustrates another parasitic insensitive structure but this structure 
has unit delay between the input and the output signals. Both of these are used in the 
high-Q biquad implementation. 
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Figure 5. 7 Parasitic capacitances insensitive signal path with unit delay 
Keeping these concepts in mind, the schematic of the filter was drawn as shown in 
Appendix A. For clarity, the single-ended realization is shown even though the prototype 
uses a fully-differential version. 
5. 7 1-bit Converters 
There are two more blocks to be analyzed - the internal 1-bit ADC and 1-bit DAC. 
Since the output of the DAC is fed back to the filter, this DAC can be essentially 
implemented by a pair of switches as shown in Figure 5.8. When the output of the 
comparator is high, V dd is passed through. Otherwise V ss (ground potential) is passed 
through. 
The 1-bit quantizer in the forward path of the modulator can be realized with a 
comparator. The principle design parameters of the comparator are speed, input-referred 
noise, input offset and hysteresis. Let us look at these briefly one by one. It is be 
noted that till date, application of conventional circuit and system analysis methods is 
intractable for SD modulator design. So functional design tradeoffs need to be based 
on system-level simulations. MIDAS and SWITCAP are two commonly used simulators 
for mixed-signal, sampled-data systems. The reader is referred to [22) and [23) for 
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Figure 5.8 1-bit D / A - Schematic 
more details about these tools. The following discussion is based on the system-level 
simulations performed in [24]. 
Of course, the speed is quite crucial as the quantizer must be able to achieve the 
desired sampling rate. But the sample rate of 128 MHz is modest. In SD modulators, 
the signal is corrupted not only by the quantization noise but also by the electronic noise 
generated in the circuitry. Input-referred noise from the comparator can be modeled as 
a white-noise source similar to quantization noise and is also subjected to noise shaping. 
Out-of-band noise is eliminated by the decimation filter. But high-frequency noise at 
integral multiples of the sampling frequency alias back into the signal band. However 
the comparator input noise does not pose a serious problem. Same is the case with the 
comparator offset too. Offset by itself is only a minor concern as long as quantization 
is uniform. Offset errors do not cause non-linearities unless they are signal-dependent 
and/or time-varying. Moreover the offset referred to the system input is nearly the 
comparator offset divided by the gain of the filter at DC. Since the filter is inherently 
low-pass in nature, this gain is large and the system input offset is usually determined 
almost always by that of the first block. The quantizer being the last in the signal path 
hardly contributes to the overall system offset. And it has been shown in [24] that even 
with hysteresis as large as ten percent of the full-scale converter input, the noise power 
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is virtually unchanged and rises at 20 dB per decade beyond this point. 
From the above discussion, it is clear that the comparator design constraints are not 
excessively stringent. Hence a simple regenerative track-and-latch with a pre-amplifier, 
and no offset cancellation, can be used. This works as follows : The pre-amplifier 
offers a modest gain of ten. The output of the pre-amplifier, although larger than the 
comparator input, is still much smaller than that needed to drive the digital circuitry. 
The track-and-latch stage amplifies it during the track phase and further amplifies it 
through positive feedback during the latch phase. By use of positive feedback, fewer 
stages can be used and the regeneration of the digital logic levels is much faster. A more 
detailed design of the comparator is presented in the next section. 
5.8 Operational Amplifier 
In the subsequent sections, we shall derive the specifications for the opamp. This 
is also based on the analysis presented in [24]. The biquad structure chosen for the 
prototype has two opamps in local and global feedback configuration. Now we shall 
attempt to derive the specifications of these opamps. 
In typical switched capacitor systems, the unity gain frequency (UGH) of the opamp 
is usually several times the sampling rate. It is not uncommon to find opamps with 
unity gain frequencies an order of magnitude larger than the sampling frequency. There 
have been reported some implementations which adhere to this even for SD ADCs. For 
example, [25] uses a 1.66 GHz opamp for a sample rate of 200 MHz to ensure settling 
errors less than 0.1 % - assuming linear settling. However in [24] system simulations with 
opamps whose bandwidths are on the order of the sampling rate show no impairment 
in the performance - assuming that the settling is linear. In other words, the slewing 
of the opamp causes a larger degradation than the linear settling due to finite opamp 
UGF. One way to look at this is that since we have a nonlinear block following the filter, 
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to some extent the settling need not be very accurate. It has been shown that the time 
constant of the exponential settling response can be as large as the sampling period. 
However a lower limit on the UGF has been shown to be one half the sampling rate. 
But this does not take into account the secondary effects such as non-dominant poles 
and so on. Moreover the above results have been reported for integrators. However the 
prototype has a biquad filter and that too with a specific optimized response. So as a 
compromise, the UGF has been set to be five times the sampling rate to give sufficient 
design latitude. This sets the UGF in the 400 - 500 MHz range with a phase margin 
of around fifty degrees. But again, this assumes that slewing does not occur. Since 
this cannot be guaranteed in real-life, the slew rate has to be large. 3,J. , where t5 is the 
quantizer step size has been shown to be an adequate value for the slew rate for a second 
order modulator. 
The gain of the opamp relates to the accuracy of the pole, zero locations because 
the transfer functions have been derived assuming that the opamp has infinite DC gain. 
The fact that noise shaping is desired inside of the signal band suggests that the gain 
should be on the order of the OSR. A performance penalty of 1 dB has been reported 
for this value of DC gain. Since the prototype employs an OSR of 32, a gain of 50 - 60 
dB should be sufficiently high. To summarize, a 400 - 500 MHz UGF, 50° phase margin, 
3 :S Slew Rate opamp is to be designed. 
This brings to an end the design details of the blocks for use in the prototype. In 
the next chapter, we shall look at the implementation details of each of these blocks. 
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6 PROTOTYPE IMPLEMENTATION 
6.1 Introduction 
In this chapter, we shall look at the transistor level implementation of the various 
blocks of the SD modulator. The first section talks about the filter implementation. The 
next section deals with the opamp. The comparator design is taken up next. Finally the 
design of the other blocks like the clock generator and related digital logic is discussed. 
6.2 Filter 
The schematic of the filter was presented in the previous chapter. The filter has three 
main components - the opamps, the capacitors and the switches. The design of these 
blocks is taken up now. The design of the clock generator that produces the various 
clock phases - essentially two phases and their delayed versions - is postponed to a later 
section. 
6.2.1 Capacitors 
The ratio of the capacitors determines the filter coefficients. And it has already been 
shown that to implement the desired filter the range of values needed are 2, 5 and 10. 
This just gives the capacitor ratios and the minimum size of the capacitor that can be 
used is to be found. There are two main considerations to help make this decision - noise 
and settling. The noise associated with a capacitive network ( comprising of resistors) 
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is of the form k[. So to minimize noise, a bigger capacitor is to be used. A bigger 
capacitor would also reduce the charge sharing caused due to the parasitic capacitance 
of the switches. However a bigger capacitor implies a larger time constant when it is 
being charged through a switch. To minimize this time constant and hence to minimize 
the settling errors, a smaller capacitor is desirable. Moreover, the sampling capacitor 
adds to the load capacitance ( of the preceding opamp) and hence can potentially reduce 
its speed. So clearly there is a tradeoff involved here. It was determined through 
simulations that using 200 fF as the smallest size was a good choice. This implies that 
the other capacitors are 200 fF, 500 fF and 1 pF. 
Next the implementation of the capacitors needs to be decided. Interestingly, there 
is not much choice given that the prototype is to fabricated using a plain digital process. 
There are no high-density capacitive layers to be used. There is no choice but to use the 
metal interconnect as the capacitive layers. In other words, the parasitic capacitances 
are being used to build the circuit capacitances. It then is no surprise to find that the 
capacitive density of two adjacent metal layers is on the order of 25 to 30 a;. This can be µ 
increased by using "sandwiched" metal layers. So in the prototype, metal layers 5 and 3 
form the top plate and metal layers 2 and 4 form the bottom plate. Such an arrangement 
increases the effective capacitive density to 150 a; . But even then, realizing a 100 fF µ 
capacitor would still require nearly 667 µ2 area. 
6.2.2 Switches 
The size of the switches has to be chosen based on the settling of the voltages when 
used in conjunction with the capacitors. NMOS switches usually can pass any voltage 
from zero till one threshold voltage (½) less than V dd. Since this is the voltage range 
seen by almost all the switches, NMOS switches are adequate for this filter. However 
these switches are not ideal. They have parasitic capacitances mainly due to the gate-
to-source and gate-to-drain parasitics. This leads to clock feedthrough - the clock signal 
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can be regarded as an input signal to a capacitive divider comprised of these parasitics 
and the actual sampling capacitor. This creates error in the voltage being stored across 
the capacitor. Charge injection, which refers to the movement of channel charge into 
the source and/ or the drain, also causes some error in the voltage being stored across 
the capacitor. These errors on the order of few millivolts can easily create distortion as 
they tend to be signal dependent. To avoid this, a technique known as bottom-plate 
sampling is used. This is discussed next. 
6.2.3 Bottom-plate Sampling 
The concept can be illustrated through a simple single transistor sample-and-hold 
circuit shown in Figure 6.1 (a). Even though fully differential implementation is usually 
used, for the sake of simplicity only the single-ended case is shown here. Consider a 
simple charging path of a capacitor through a switch ( Q1 ) . The output node tracks the 
input node as long as the switch is turned on. This is the sampling phase. When the 
switch is turned off, the output is expected to be the voltage at the switching instant. 
However charge injection and clock feedthrough cause some error in the output voltage. 
It is not as much this error voltage as the signal dependency of this voltage that causes 
distortion and is a concern. To avoid this, the scheme is Figure 6.1 (b) is widely used. 
CLOCK CLOCK_OEIAY 
1 1 
~~,---{, vout 
CLOCK 
I 
-=-
lal Top-Plate sampling lbl Bottom-Plate sampling 
Figure 6.1 Top-plate and bottom-plate sampling 
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Here Ql is being driven by CLOCK JJELAY and an additional switch Q2 is driven 
by the clocking signal CLOCK. CLOCK _DELAY is a delayed version of CLOCK. 
In other words, CLOCK _DELAY turns off after CLOCK. So Q2 turns off first. This 
causes clock feedthrough and charge injection. But then this switch has ½s equal to 
VcLOCK as the source of Q2 is grounded. Hence the charge injection is constant, inde-
pendent of the input signal. After some delay CLOCK _DELAY and hence Ql turn off. 
But now charge cannot be injected into the capacitor since the other end is floating -
Q2 is already off. So the error in the output voltage is only a constant term and causes 
an offset but no non-linearity. And when implemented differentially, even this offset 
term is rejected as common-mode voltage. It needs to be pointed that it in real-life 
implementations, these errors are not altogether avoided - especially due to the parasitic 
capacitances of the switches and asymmetry even in "matched" structures - but signifi-
cantly reduced. This technique can be summed as below : Whenever possible, turn off 
switches connected to ground or virtual ground ( differential input of opamps) first to 
reduce the signal-dependent charge injection errors. 
6.3 Operational Amplifier 
It was noted in the previous section that a 400 - 500 MHz UGF, 50° phase margin,3 
:S slew rate fully-differential balanced opamp is to be designed. Even though the DC 
gain is not very high, this opamp needs to be quite fast. This can be achieved by 
having a single high-impedance pole, preferably at the output. The admittance seen at 
the other nodes can be made small, realizing high frequency non-dominant poles. This 
maximizes the separation between the dominant and the non-dominant poles thereby 
achieving high speed. It is preferable to have the dominant pole at the output node. 
In most opamps used on-chip, it is not always clear what would be the loading on 
the opamp. It is not unusual for the load capacitance to be time-varying especially in 
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switched capacitor circuits. By having the opamp output compensated, the stability 
of the opamp for any load is guaranteed. If the load capacitance gets larger then the 
opamp unity gain frequency decreases and the phase margin increases. In other words 
the opamp becomes more stable but slower. However this is not the case with opamps 
compensated at their internal nodes. 
There are several architectures that implement the single dominant pole structure. 
The most popular one is the cascade opamp. The use of cascade stage increases the 
output impedance and hence the DC gain. The admittances at the other internal nodes 
are on the order of the transistor transconductances (gm) and hence these non-dominant 
poles occur at the transistor unity gain frequency fr, usually few GHz. The cascade 
opamp can be implemented in two ways - telescopic or folded-cascade. In telescopic 
implementation, the cascade transistors are stacked on top of the input differential pair. 
In folded cascade implementation, the cascade devices are of the opposite polarity from 
the input pair. For example, an NMOS input pair uses PMOS cascade devices so that 
the stacking of transistors is avoided. This increases the signal swing and also allows the 
DC level of the output signal to be the same as the DC level of the input signal. It is to 
be stressed here that the avoidance of the transistor stack is not merely an advantage. 
In most processes with 2.5 V and even lower supplies, telescopic architecture could very 
well be impossible to design. In addition, the compensation of this class of opamps 
is quite simple - the load capacitance stabilizes the opamp. Moreover folded cascade 
architectures are also power-optimal. These features of the folded cascade opamp makes 
it the most versatile, popular architecture. 
There are some drawbacks to fully-differential opamps. Firstly a Common Mode 
Feedback Circuit (CMFB) is to be designed. Secondly the single-ended slew rate in 
one direction is significantly less than that of the single-ended ones. In single-ended 
opamps, the maximum current is set by the current mirrors at both the ends - power 
supply (V dd) and ground. However in fully differential opamps, the maximum current 
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in one direction is set by the fixed-bias current sources in the output stage. For example 
with NMOS input pair, the negative-going current in the output stage is fixed. So this 
implies that the current in the output stage should be able to support the slew rate 
needed. 
The overall DC gain depends on the input pair transconductance. So we can max-
imize the gain by using NMOS input pair. Moreover this would mean that the output 
("folding") stage has NMOS current sources hence the CMFB ( which changes the bias-
ing of these current sources) can be faster than with a PMOS input pair. However the 
non-dominant poles are now closer to the output pole due to the smaller transconduc-
tances of the PMOS transistors. But this should not pose a serious problem. So it was 
decided that a NMOS input pair would be used. 
Vdd 
Vbias2 
03 04 
06 07 
Vbias3 
01 02 Vout+ Vout-
08 09 
Vbias4 
Vbias1 05 010 011 Vout+ Vout-
Vss 
All NM0S have substrate tied to Vss and all PM0S have substrate tied to Vdd. 
Figure 6.2 Schematic of the folded cascode opamp 
The schematic of the NMOS input folded cascade opamp is given in Figure 6.2 -
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biasing is not shown. The discussion of the CMFB circuit will be taken up later. Right 
now, we assume that the CMFB circuit does not affect the differential signal performance 
of the opamp. The NMOS inputs Q1 ,Q2 form a differential pair with the tail current 
source Q5 . The PMOS transistors Q6 , Q7 act as cascode transistors. The transistors Q8 
-Q11 are simple fixed-bias current sources. The PMOS current sources Q3 , Q4 supply the 
current for both the input signal path and the "folded" signal path. It is to be stressed 
that even though folded cascode opamp is a single stage opamp, the terms input stage 
and output stage will be used to denote the two signal paths - the input path and the 
folded path. 
An external bias current of 100 µA is brought onto the chip through a diode-
connected NMOS device. A variety of master bias currents are generated by mirroring 
this current from the diode-connected device. Individual bias circuits are used for the 
two opamps for better isolation. The master bias is distributed as a current to the other 
blocks so that IR drops due to routing do not affect the bias. High-swing cascode current 
mirrors were used for higher output impedance and smaller minimum output voltage. 
The PMOS side of biasing is slaved off of the NMOS side for better current matching and 
increased robustness to process shifts. Also, the desired output common-mode voltage 
was brought in as another input. A diode-connected NMOS transistor was used to bring 
bias current to the CMFB block as well. 
6.3.1 Gain 
The DC gain of the opamp Avdc is given by the product of the transconductance of 
the input pair and the output impedance as in Equation 6.1. 
(6.1) 
For the schematic in Figure 6.2, the transconductance is that of transistor Ql (Q2). 
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The output impedance has been enhanced due to the cascode effect. 
Routdc = Rpl 11 Rp2 (6.2) 
(6.3) 
The above equation assumes that all the gms are of the same order. The overall DC 
gain is approximately given by Equation 6.4. 
1 2 2 
Ade= 2gm rds (6.4) 
The gain at any frequency is then given by Equation 6.5. 
(6.5) 
where Rout is the parallel combination of Routdc, the impedance of any additional network 
added for stability and the impedance of the output load capacitance CL . 
6.3.2 Unity Gain Frequency and Slew Rate 
The dominant pole exists at the output and is given by routCL. The non-dominant 
poles exist at the internal nodes. These poles are primarily due to the time constants 
introduced by the impedance of the parasitic capacitances at the sources of the PMOS 
cascode transistor Q6 ( Q7). At high frequencies, the impedances at these nodes are the 
inverse of the transconductances of the cascode transistors. The parasitic capacitances 
are mainly due to the gate-source capacitances as well as the drain-to-bulk and drain-
to-gate capacitances. So these poles occur near fr- So the opamp frequency response 
can be approximated as that due to the dominant output pole alone. Thus the transfer 
function can be given as below in Equation 6.6. 
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(6.6) 
For mid-band and high frequencies, this can be approximated to Equation 6.7. 
(6.7) 
The Unity Gain Frequency (UGF) Wt is given by Equation 6.8. 
(6.8) 
Frequency compensation is readily achieved by the load capacitance, without any 
need to resort to other compensation techniques like Miller compensation and so on. 
The slew rate is the maximum rate at which the output changes when the input 
signals are large. Assume that there is a large differential input voltage that causes Q1 
to be turned on hard and Q2 to be turned off. Since Q2 is off, all of the bias current of 
Q 4 will be directed to through the cascade transistor Q7 and out of the load capacitor. 
So in this case the Slew Rate (SR) is given by Equation 6.9. 
(6.9) 
However when the input differential is large and of the opposite polarity, then the 
maximum output current is set by the output stage current viz., JQ9 . So the uni-
directional slew rate is limited as given in Equation 6.10. 
(6.10) 
In order to maximize slew rate, the ratio of currents in the two stages can be set 
equal. In other words, the current in the output stage is made equal to the current in 
the input stage. 
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6.3.3 CMFB Circuit 
Before we look at the design of the CMFB circuit, let us first analyze the need for 
one. The fully differential opamp produces two outputs - the common-mode output and 
the differential output. Typically in feedback applications, the differential loop gain is 
quite high - mainly due to the large opamp forward gain, typically few 1000s. So the 
differential output is set by this loop gain. However the loop gain for common-mode 
signals is not high and hence additional circuitry in needed to set the output common-
mode voltage. 
In fact, the output common mode voltage can be set to be halfway between the power 
supply voltages. This ensures the maximum swing for a balanced operation. The way 
the CMFB circuit works is straightforward : The current output common-mode voltage 
is computed. This is then subtracted from the desired output common-mode voltage. 
Then a negative feedback loop is employed to minimize this "error" voltage. However it 
is not that simple to implement CMFB circuit. Firstly the CMFB circuit must have a 
speed performance comparable to that of the opamp. This will reduce the noise in the 
power supplies being amplified. Secondly the CMFB circuit must operate even in the 
presence of large differential output voltages to avoid injection of large common-mode 
signals into the output. 
There are two main approaches - continuous-time and switched capacitor. Continuous-
time approach usually limits the output signal swing. The main drawback of the switched 
capacitor method is that it injects glitches in continuous-time applications and is better 
suited for discrete-time applications. Since this opamp is for use in a switched capacitor 
circuit, the switched capacitor CMFB is used [17]. The schematic of the CMFB circuit 
is as in Figure 6.3. 
The operation of this CMFB circuit can be explained as follows : The capacitor 
Cc averages the outputs to store the output common-mode voltage. This is used to 
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Figure 6.3 Schematic of the capacitive CMFB circuit 
derive the control voltage Vcontrol needed to change the output common-mode voltage 
by changing the bias of the NMOS current sources Q10 , Q11 . This DC voltage across 
Cc depends on the voltage across the other capacitor Cs, which stores the difference 
between the desired output common-mode voltage °Vcmdes and the bias voltage needed 
for the NMOS current sources Viias· In other words, this CMFB acts like a switched 
capacitor low-pass filter with a DC input. The sizes of Cc and Cs are to be chosen that 
they can be charged to the desired voltage levels within the available clock phase. To 
achieve modest CMFB loop gains, Cc needs to be comparable to the parasitic capacitance 
at the gate of the NMOS current sources. Typically Cc is four to five times larger than 
Cs. All the switches used are suitably-sized NMOS switches. 
6.4 Comparator 
As discussed in the previous chapter, a pre-amplifier (preamp) stage followed by a 
track-and-latch stage would serve our purpose. The comparator also has an additional 
output stage comprised of two CMOS inverters. The preamp is used to reduce the effect 
of kickback - charge that flows into or out of the inputs when the transistors are switched 
from the latch to the track phase and vice versa. Without a preamp, this kickback will 
cause glitches. The preamp is a differential amplifier with a low gain. In this case, a 
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nominal gain of 10 was chosen. The schematic for the entire comparator is shown in 
Figure 6.4. 
First+ First-
Vin+ 01 
Vbias1 03 
02 
First+ First-
Vin- Vout- --1------< 
All NMOS have substrate tied to Vss and all PMOS 
have substrate tied to Vdd. 
Figure 6.4 Schematic of the comparator 
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The preamp stage consists of transistors Q1 - Q7 . Here a NMOS input differential pair 
with PMOS current mirror loads is being used. The track-and-latch stage, transistors 
Qs-Q11, is essentially two cross-coupled inverters. In the track phase, the second stage 
merely follows the input which is amplified by the first stage. The inverters are disabled 
in this phase and are reset to v;d. In the latch phase, the tracking circuitry is overridden 
by the positive feedback generated by the cross-coupled inverters. This also ensures a 
faster settling time to generate logic levels from the inputs. The regenerated outputs are 
then fed to the output stage ( a string of inverters) which increases their drive capability. 
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It is to be mentioned here that to reduce hysteresis the outputs of the latch stage 
are reset to middle of the supply voltages i.e., v;d. This helps in eliminating "memory" 
from one latch phase to another thereby improving the comparator performance. The 
sizes of the inverters have been chosen to maintain equal rise and fall times. A buffered 
and inverted version of the clock can be used to generate latch and track phase clocks 
Clk and Clkbar. 
6.5 Clock Generator 
The design of the block that generates clock phases Phil, Phi2, PhiLdelay and 
Phi2_delay is taken up now. These phases are needed to reduce signal-dependent errors 
by means of bottom-plate sampling. It is to be stressed here that non-overlapping clock 
phases are to be generated. For example, phases Phil and Phi2 should not become high 
at the same time - this would lead to the discharge of charges stored on the capacitors. 
So it cannot be avoided that these phases stay low simultaneously. This implies that 
say with a 100 MHz clock, the duration Phil is H JG H would not be exactly half the 
period. It would be 35 - 40 % of the total period due the non-overlapping condition. So 
the opamp has in fact lesser time to settle and hence the UGF has to be roughly 125 
% of what is calculated assuming that the opamp can settle in half the sampling clock 
period. 
The circuit shown in Figure 6.5 can be used to generate these clock phases [17]. The 
clock generator has two cross-coupled NOR gates. The even-numbered inverter chain 
merely introduces some delay in the phases to guarantee the non-overlapping condition. 
The clock phases can then be buffered to increase their drive capability. Again the 
inverters, buffers are sized for equal rise and fall times. 
Master 
Clock ---1-~-------
Phi2_delay 
Phi1_delay 
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Figure 6.5 Schematic of the clock generator 
6.6 Related Digital Logic 
Phi1 
Phi2 
The comparator is the last block in the forward path. So it is expected that the 
output of the SD modulator is the output of the comparator. However the comparator 
has a track-and-latch stage as its output stage. In other words, the output of the 
modulator is valid for one clock phase and is reset to mid-rail voltage during the other 
phase. The reason for resetting the outputs to mid-rail voltage has been discussed in 
the comparator section. It would be better, from a testing and measurement point of 
view, to have an output that is always valid. This can be achieved using the scheme 
shown in Figure 6.6. 
The differential outputs of the modulator are fed as inputs to positive-edge triggered 
D Flip-Flops. However their clock needs to be high when the comparator is in the 
middle of the latch phase. Since the master clock is the same as the comparator clock, 
this can be achieved by delaying the master clock for a quarter of its period. This can 
be readily achieved using a chain of "weak" inverters. The D flip-flop can be readily 
achieved as a cascade connection of two level-sensitive D latches as in Figure 6.7 (a) -
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the first one latching when Clock is low and the other one when Clock is high. The 
static implementation of the D latch is given in Figure 6. 7 (b). 
From the above discussion, it is clear that logic gates are necessary for use in the 
various blocks. Inverters and buffers are required at different stages to boost the digital 
signals and to increase their drive capability. It is better to generate locally inverted 
"versions" of the clock rather than inverting them beforehand and distributing them 
globally. For, in the latter approach, the clock phases are not guaranteed to be non-
overlapping due to the significant skew in them as they travel through the interconnects. 
It was decided to use standard CMOS logic to implement them - with PMOS pull-up 
networks and NMOS pull-down networks. The devices were sized for equal rise and fall 
times. The schematic of these logic gates is given in Figure 6.8. 
The schematic of the prototype is given in Figure 6.9. 
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Figure 6.7 (a) Block diagram of a D flip-flop (b) Internal structure of a D 
latch 
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(a) NOT gate (Inverter) (a) NOR gate 
Figure 6.8 Schematic of the logic gates 
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Figure 6.9 Prototype - Schematic 
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7 SIMULATION, LAYOUT AND OTHER ISSUES 
7.1 Introduction 
Having dealt with the detailed design and implementation aspects of the various 
blocks of the prototype, let us discuss the other facets of IC design - simulation, perfor-
mance evaluation, layout and packaging. Of course it is understood that IC design is 
not this straightforward. Often several loop-backs between simulation and performance 
evaluation are needed to ensure that the design meets the specifications. This chapter 
starts with a discussion of the simulation setup. The inputs needed for the prototype 
and the generated outputs are listed. This is followed by the simulation results and 
inference from these results . Issues involved in the layout of the circuit on silicon are 
taken up next. Later issues like choice of package, pin placement are addressed. This 
chapter concludes with the pin-out of the prototype IC. 
7.2 Simulation 
For simulating the circuits, Cadence 4.4.5 design suite was used. Schematic entry 
tool Virtuoso and analog circuit design environment Af firma were used for these sim-
ulations. BSIM3 Level 49 models were used for the devices and hspice simulator was 
employed. 
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7.2.1 Inputs and Outputs 
By now the inputs, outputs of the prototype have been fully determined. The inputs 
are of two types : 
• DC inputs 
• High frequency inputs 
The DC inputs are mainly involved in establishing the power supply voltages viz., 
V dd (2.5 V) and Gnd. Other DC inputs include the mid-rail or mid-supply voltage at 
1.25 V and the input common mode voltage. All the prototype blocks are biased from 
two diode-connected transistors and the biases for these transistors are supplied off-chip 
instead of resorting to an on-chip band-gap reference-voltage generator. 
One high frequency input is the Clock signal needed to run the switched-capacitor 
filter (essentially a sampled-data system), the 1 bit converters and the related digital 
logic. The other is the analog input signal that is to be digitized. 
7 .2.2 Simulation Setup 
The modulator has several blocks in it and each block in turn has several levels 
of hierarchical blocks in them. Each block has its own simulation setup and analysis. 
A bottoms-up approach was taken in implementing the prototype. Each block is first 
simulated and its performance measured. If it does not meet its specifications then it is 
modified and re-simulated. This design iterates a few times until the design of that block 
is complete. Then the simulation of the next upper-level hierarchical block is taken up. 
This continues till the topmost layer is reached. Obviously this is quite a complicated 
process and addressing the simulation setup of each block is beyond the scope of this 
thesis. However for the sake of completeness, we shall look at the simulation set-up of 
the overall modulator. 
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The simulation setup is quite simple and is shown in Figure 7.1. V dd and Nwell 
signals are tied to 2.5 V. Substrate and Ground signals are tied to O V. Ideal current-
source biasing is used for the two diode-connected bias transistors. The differential input 
signals are generated from a single-ended input ( vsine in hspice) using an ideal voltage 
controlled voltage source ( vcvs). A DC voltage source is used to set the input common 
mode voltage at 1.25 V. The Clock signal is generated from a pulse waveform generator 
( vpulse). The outputs from the IC are fed to resistive divider networks with current-
limiting resistors in series with 50 0 resistors - to imitate SMA connectors. The use of 
SMA connectors shall be explained in the next chapter. 
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Figure 7.1 Cadence simulation set-up 
Transient simulations are run with sinusoidal inputs of different frequencies and vary-
ing signal amplitudes. To begin with, baseband operation is verified using inputs with 
frequency components less than 2 MHz (the signal bandwidth) and later high-frequency 
inputs are applied. This technique is particularly useful since transient simulations 
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involving high frequency signals take significantly long periods of time. Once the simu-
lations are completed, the output is sampled every clock period and printed onto a file. 
An AW K script processes this file to convert electrical suffixes like u, n and so on into 
engineering notation. This file is then read using MAT LAB and the output spectrum 
computed. Hanning window is used and the output SN R ( over the signal bandwidth of 
2 MHz) is computed. From a database of SNR values for several input amplitude levels, 
the SNRmax (DR) and hence ENOB is computed. 
It is to be stated here that the system-level simulations are performed with the 
packaging model, bondpads over the process corners, different temperatures, power-
supply variations. The worst case scenarios are dealt with and it is ensured that the 
prototype meets the specifications even for these design corners. 
7.3 Simulation Results 
Presenting all the simulation results would be impossible. However a few key results 
are presented. Firstly the results from the system-level simulations using MAT LAB/ Simulink 
are presented. Figure 7.2 shows the time-domain waveforms - both input (1 GHz, 200 
m Vpp) and output. Figure 7.3 shows the corresponding output spectrum. The SNR for 
this setup was found to be 40.025 dB. Figure 7.4 shows the output SN Ras a function 
of input amplitude, as simulated by the Sigma-Delta toolbox. Finally, Figures 7.5 and 
7.6 present the results of transistor-level simulation of the prototype, simulated using 
Cadence. 
7.4 Layout 
Once the design of the various blocks has been completed, these transistors have to 
be laid out for fabrication on the silicon substrate. Layout has to be done according to 
the design rules provided by the semiconductor vendor. For the prototype, the design 
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Figure 7.2 MAT LAB simulation - Time domain analysis 
rules in [26] were used. Design rules specify certain geometric constraints on the layout 
artwork so that patterns on the processed wafer will preserve the topology and geometry 
of the designs. The design rules can be considered as a set of prescriptions for preparing 
the various masks to be used in the fabrication. It is to be noted that these rules do 
not represent any hard boundary between correct and incorrect fabrication. However 
any significant departure from the design rules will seriously prejudice the success of 
the design [27]. Usually extra attention is devoted to the layout of the analog circuitry 
since it involves a tradeoff between several important issues like improved matching 
between structures, achieving an accurate ratio of component values, minimizing the 
interconnect parasitics, reduction of coupled substrate noise, Electro Static Discharge 
(ESD) protection and so on. 
The following are some design guidelines for layout. [28) 
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Figure 7.3 MAT LAB simulation - Output power spectrum 
• Transistors 
Smaller Width to Length ratio W / L (:::; 10) transistors can be laid out as 
rectangular diffusion areas bisected by strips of polysilicon (poly). 
Transistors with bigger W / L are often realized as parallel combinations of 
smaller sized transistors. Usually even number of sections are used - prefer-
ably with source fingers at either end. This arrangement reduces the drain 
capacitance at the cost of source capacitance, improving circuit performance. 
Transistors sharing common source or drain connections are usually merged 
to save space and to reduce the parasitic junction capacitances. 
Large transistors with many fingers may require additional substrate contacts 
embedded within the body of the transistor itself. 
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Output SNR vs Input Amplitude 
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Figure 7.4 MAT LAB Sigma-Delta toolbox simulation - SNR vs. Input 
amplitude 
- While designing digital logic cells, it is a good idea to run power and ground 
rails across the top and the bottom of the cell. Usually, input and output 
connections enter/exit from the right/left of the cell. Also maintaining an 
uniform cell width is advisable. All these help in easier cascading of the 
various digital cells together. 
- Each cell should contain at least one substrate and one back-gate (N-well) 
contact. Larger cells should contain substrate and back-gate contacts wher-
ever possible. 
Transistors with very long channels can use diffusion area that folds into a 
serpentine pattern. 
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SD modulator input spectrum 
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Figure 7.5 Cadence simulation - Input frequency spectrum 
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• Matching transistors 
Gradient-induced mismatches can be reduced by using inter-digitized or common-
centroid layouts. 
Use identical finger geometries. 
Large V98 for transistors would help reduce the effect of threshold voltage (½) 
mismatch. 
Place the transistors that are to be matched, close to each other and orient 
them in the same direction. 
Keep the layout of the transistors as compact as possible. In some instances, 
common-centroid layout could lead to increased mismatches. So use them 
with caution. 
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SD modulator output spectrum 
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Figure 7.6 Cadence simulation - Output frequency spectrum 
Place transistors away from digital or power devices. 
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Do not place poly gate contacts over the active gate area. Extend the poly 
strip beyond the active area for contacts. 
Connect gate fingers using metal rather than poly to reduce the voltage drop 
across the connecting straps. 
• Capacitor matching 
Use identical geometries for matched capacitors. Square geometries are pre-
ferred as they have the lowest periphery-to-area ratio, reducing peripheral 
variations. 
Make matched capacitors as large as possible and place them in close prox-
imity. Larger capacitors can be generated by cross-coupling an array of unit-
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sized capacitors. It will help to place them over field oxide, in N-wells. 
Use dummy capacitors wherever possible. 
- Efforts to reduce the parasitic capacitances of the connecting leads need to 
be taken. 
Do not run other signal lines over the capacitors unless they are electrically 
shielded. Electrostatic shields can be generated with metal lines. 
• Other concerns 
- The design rules specify the maximum allowed current per unit width. Typ-
ical values are 1-2 mA/ µ. Use these rules with caution especially for clock, 
power lines as these ratings could be for peak currents or average currents. 
Digital circuits can have a significant difference between these two values. 
- All vulnerable pins must have ESD protection structures connected to their 
bond pads. Pins connected to the gates of transistors are especially vulnerable. 
Special gate protection devices can be used for these pins. Because ESD 
vulnerabilities are hard to predict, usually all the pins, even those which might 
be remotely susceptible, have ESD protection devices. Test pads and probe 
pads do not normally require ESD protection as they are fully encapsulated 
within the package. 
- Strategically-placed guard rings can reduce the chances of latch-up and also 
reduce the substrate noise being coupled onto the analog portion. 
- If desired, 50 n termination resistors can be drawn on-chip for high frequency 
signals. 
It is a good idea to place test pads to help troubleshoot the design. A test pad 
consists of a square of metal placed underneath a matching opening in the 
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passivation layer. This can be accessed using probe needles, if the package 
has a detachable lid. The size of the test-pad depends on the size of the 
probe, the alignment tolerance of the probing equipment and is usually few 
tens of square microns. 
- If possible, introduce redundancy in the vital blocks. The prototype has a 
biquad filter, 1-bit data converters and related digital logic in it. It was 
decided that copies of the comparator and the opamp used in the filter would 
be placed on-chip, outside of the main circuitry. These redundant blocks 
would be electrically isolated from the modulator. So it would be possible, 
for example, to just apply inputs to the opamp and see if it is working as 
required without applying inputs to the SD modulator. This way even if the 
modulator does not work, it is easier to identify the problem. This provision 
is popularly known as "Design For Testability" (DFT). 
- After the layout is completed, often there is some unused space. All such un-
used spaces can be used to layout bypass capacitors connected between power 
supply, DC voltages and ground so that ground bounce can be minimized. It 
is also not uncommon to find discrete bypass capacitors placed outside the 
die but inside of the package. 
With these considerations in mind, the prototype was laid out. The die photo of the 
prototype is shown in Figure 7.7. The chip active area is 1.7 mm by 1.7 mm (nearly 3 
sq.mm). 
7.5 Packaging and Pin Placement 
Bondpads are specialized structures where the the bonding wires from the package 
make electrical contact with the die. Care should be taken in placing the bondpads 
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associated with the various signals. In order to reduce crosstalk and coupling between 
signals, a simple strategy that is highly effective can be used. The strategy is as below 
: Place critical lines and their possible interfering signals orthogonal to each other. For 
example, in the prototype the DC voltages like power supply and the bias voltages were 
assigned bondpads on the right side of the die. The high frequency inputs were tied to 
bondpads on the top and the output signals onto the left. The bottom side was used for 
the inputs/outputs of the extra blocks put in as DFT. 
Next the packaging to be used is to be determined. The use of high-frequency inputs 
dictates the choice of packaging. Lead-less Chip Carrier (LCC) ceramic packaging is 
best suited due to its reduced parasitics. Moreover, ceramic packages are stable, robust 
and are excellent heat dissipators . So a 52 pin LCC package (LCC52) was chosen as the 
package of choice. 
Some pins/bondpads were connected to the package frame. Further such an arrange-
ment was done close to the high-frequency signals and these pins were tied to ground. 
This is called "Down-bonding". The down-bond makes an electrical contact between the 
package cavity and the pad/pin and is used to provide a shorter ground return path for 
the high-frequency signals, thereby reducing the effect of Electro-Magnetic Interference 
(EMI) from other signals. There is one obvious tradeoff involved here : the number of 
pins increases. Since there are quite a number of pins that are not used electrically ("No 
Connects"), we can utilize them for this purpose. Table 7.1 gives the pin-out of the IC. 
With the LCC52 package, there are thirteen pins on each side. Pin 1 is the middle pin 
( seventh from the top) on the right side and the number increase in a counter-clockwise 
direction from there . Pins marked with an asterisk denote the inputs/outputs of the 
extra blocks put in as DFT. The rest of the pins are not used. In the next chapter, we 
shall look at the testing and measurement procedures. 
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Figure 7. 7 Die photo 
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Table 7.1 Pin-out of the prototype IC 
Pin number Signal 
1 CMFB transistor bias 
2 Substrate 
3 N-well 
4 Vss 
5 Ground 
6 Vdd 
7 Substrate for pads 
12 Ground 
13 Modulator Input Negative 
14 Ground 
15 Modulator Input Positive 
16 Ground 
19 Ground for pads 
23 Ground 
24 Modulator Output Positive 
25 Ground 
26 Modulator Output Negative 
27 Ground 
28 Opamp Input Negative* 
29 Opamp Input Positive* 
36 Ground 
37 Clock 
38 Ground 
39 Opamp Output Positive* 
40 Opamp Output Negative* 
41 Comparator Input Positive* 
42 Comparator Input Negative* 
43 Comparator Output Positive* 
44 Comparator Output Negative* 
50 Vdd for pads 
51 Opamp transistor bias 
52 Desired output common-mode 
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8 TESTING AND MEASUREMENT RESULTS 
8.1 Introduction 
This chapter discusses the testing of the prototype. First the steps involved in the 
design of a test Printed Circuit Board (PCB) are discussed briefly. This is followed 
by an explanation of the test setup. Next the testing, measurement procedures are 
outlined and the measurements are presented. These are then compared with the hspice 
simulations used in the design phase. This is followed by conclusions inferred from these 
measurements. 
8.2 Testing Methodology 
The previous seven chapters concentrated on the analysis, design and the imple-
mentation of the prototype. The simulation results have been outlined in the previous 
chapter. The prototype was fabricated using TSMC 0.25µ process. In order to test the 
prototype after it is fabricated and packaged, a PCB-based testing methodology was 
chosen. This methodology is quite straightforward : Assemble the IC on a specially 
designed PCB, apply the proper input/DC/clock signals and measure the outputs to 
evaluate the performance metrics like SN Rmax and ENOB. This involved four phases 
- designing the PCB, populating the PCB (with the IC, necessary circuit elements), 
applying the proper excitation and measuring the outputs. 
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8.2.1 PCB Design 
Before a test PCB can be designed, the various requirements of the board are to 
be derived. It was observed that some inputs to the IC viz., Clock and the differential 
signals have high-frequency components. The highest frequencies involved would be 
nearly 1 GHz. Of course, the lowest frequency signals would be the DC power signals. 
For this range of frequency, the commonly used PCB substrate (laminate) FR-4 would 
work. It is also observed that the number of signals is modest. So a two-layer board 
would fit our needs - the top layer can be used as the "Signal layer" and the bottom 
layer can be used as the "Ground layer". Since the frequencies are in the realm of Radio 
Frequency (RF), the design of the PCB was done with attention to impedance matching 
and other such critical factors. The signal traces were laid out using 1 Oz. (1.4 mils 
thick) copper. The thickness of the FR-4 substrate was chosen to be 31 mils. From 
these parameters, the width of a 50 D trace can easily calculated to be nearly 55 mils. 
So this would be used as the width of the trace, wherever possible. 
Having decided the PCB parameters, the design of the PCB circuitry was taken up. 
From a quick inspection, it was clear that there are three type of signals : 
• Signals directly fed from a DC or Signal generator - V dd, V ss, Substrate, N well, Clock 
• Signals that need to be generated on the board - Differential inputs signals from 
a single-ended signal, V cmdes as the mid-supply voltage and so on 
• Signals that are not exactly known and hence would need some flexibility in gen-
eration. 
For example, the bias voltages for the transistors fall under the third category and 
cannot be directly generated from the DC sources. The reason being that the exact 
voltage needed to establish say a lOOµA bias current through a device is not known. It 
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strongly depends on the parameters of the device and hence changes from one transistor 
to another. However, this does not pose any problem as will be explained later. 
DC supplies can be fed onto the board by soldering the corresponding wires directly 
to their pads. High-frequency signals like Clock and the single-ended input can be 
fed onto the board using SMA connectors and 50 n termination resistors. Generating 
differential signals, with a common mode DC voltage, can be accomplished on board 
using a central-tap transformer as seen in Figure 8.1. The central tap provides the 
common-mode DC offset for the input signals. 
Input 
11 
,.......,....---Output+ ellt~I 
- · Output-
Vdd 
I 
f IH 
Figure 8.1 Generation of differential, balanced inputs 
The mid-supply voltage can be established using a simple resistive voltage divider 
circuit with two resistors ( one fixed resistor and another a trim-pot) as shown in Figure 
8.2. This would result in a poor PSRR but that can be improved using on-chip regulator, 
noise filters . 
Vmidrail--------,---il~ 1, 
Vdd 
Figure 8.2 Generation of mid-supply voltage 
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Now we are left with the generation of the bias voltages. Let us consider an example. 
A DC bias voltage is to be generated such that it establishes a 100 µA current through 
the on-chip NMOS diode-connected transistor. This can be achieved as in Figure 8.3. 
The resistor needs to be tuned so that the sum of the voltage drop across the resistor 
(lOOµA times R) and ½s equals V dd. This variable resistor can be realized by using a 
fixed resistor and a trim pot in series. 
Vbias ---.-----1 
I I 
On-Chip 
Figure 8.3 Generation of bias voltage 
For the prototype, as indicated earlier, a 52-pin Lead-less Chip Carrier (LCC52) 
package was chosen. As the name implies, there are no leads and hence the IC has to 
be directly soldered on to the board. To aid troubleshooting, it was decided that two 
PCBs would be made. One would have provision for a LCC52 socket to be soldered and 
the other would have the IC itself directly soldered onto it. It is to be mentioned here 
that the parasitics associated with the socket significantly affect the performance of the 
IC. However the aim of using the socket is to identify the "good" IC. In a typical test 
scenario, any new IC would be first tested using the socket. These tests could include 
just DC power-on tests or perhaps excitation with low-frequency inputs. Once the IC 
has been verified to be working, it can then be soldered onto the other board. This is 
will significantly reduce the time in skipping the non-functional ICs and getting the good 
ones tested. And since the circuitry on both the boards would be identical, not much 
time is spending in designing the other board. One just has to re-layout the existing 
schematic because the IC and the socket have inherently different footprints. Careful 
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floor-planning can reduce even this extra work. 
It needs to be stressed here that, just as in IC design, the power supply noise could 
be a major source of noise. In the test PCB, all V dd, N well signals are driven by an 
on-board regulator. This regulator is a bandgap voltage reference IC. Additional RF 
filters are added to the regulator outputs to further "cleanse" the supply voltages. High 
frequency signals are fed into the board through SMA connectors in parallel with 50 
0 termination resistors. IC outputs are connected to SMA connectors. However their 
ability to drive 50 0 needs to be verified. If it is decided that they do not need to drive 
50 0 ( for reliability or other issues) then a series resistor can be added to the SMA 
connector. This would reduce the output drive capability needed but also would reduce 
the output swing. For the prototype, a 2200 0 series resistor was used, reducing the 
output swing on the SMA from 2.5 Vpp to nearly 55 m Vpp. 
The actual design of the circuit is quite easy once the methods to generate the various 
inputs needed have been decided. The following are some design considerations : 
• The PCB vendor usually specifies the minimum width of the trace and the mini-
mum spacing between traces. Strict adherence to this will avoid reliability issues. 
For example, if a trace is made smaller than the smallest permissible width then 
the trace could result in an open (no connection). 
• Pad sizes need to be adequately bigger than the components to be soldered onto 
them. Sufficient head room allows for easier soldering and if necessary, de-soldering. 
Similarly, through-hole diameters need to be carefully chosen. 
• Care should be devoted to minimizing the number of vias to be used, though not 
at the cost of very complex layouts. 
• It is good idea to perform Electrical Rule Check (ERC) on the schematic ( to avoid 
dangling traces, unintentional short circuits etc) and Design Rule Check (DRC) 
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on the layout. 
• It helps to have "silk-screen" outlines for all components. 
• Solder mask is almost a necessity when using small footprint components like Small 
Outline I Cs (SOI Cs), RF transformers, LCC IC, filters and so on. 
• RF /Clock lines should not cross/jump each other. 
• Thermal relief patterns need to be drawn to facilitate easy soldering of components 
- especially onto the bottom plate. 
• It is advisable to use rectilinear traces only. 45-degree traces can come in handy 
to improve the spacing between two traces. 
• Surface-Mount Devices (SMDs) are better suited for high-frequency operation due 
to their smaller parasitics. 
• Length, size of ground plane loops near high-frequency traces should be minimized 
to reduce the coupled Electro-Magnetic Interference (EMI). 
• Use bypass capacitors to reduce the noise on DC supply /bias lines. 
• Reduce or avoid buried traces breaking the ground plane. A unbroken ground 
plane goes a long way in reducing EMI. 
• Use 50 0 traces wherever possible for high frequency signal paths, in conjunction 
with termination resistors. Impedance matching is crucial for RF inputs and out-
puts to avoid reflections, ringing and other effects. However, traces carrying DC 
voltages, currents need not be subjected to this constraint. 
• Include provision for external DC voltage wherever V dd or V ss in encountered. 
This would enable supplying different "V dd" s, if needed, to different parts of the 
PCB. 
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• Use jumpers instead of hardwired connections where added flexibility in connec-
tions would be a plus. 
• Make provisions for current, voltage to be sensed at various nodes in the bias, 
signal paths. Jumpers come in handy here too. 
• It is to be remembered that an exposed trace/wire works as an antenna if its length 
is comparable to the wavelength of the interferer. 
• Auto-routers usually do not take any noise-reduction actions, so care should be 
taken in their use. 
• Perhaps the single-most important point to be noted is that once the PCB is de-
signed and made, it is very difficult to make any changes in the circuitry. Even 
adding one extra passive component could be impossible. So structures, redun-
dancies need to be carefully designed with this in mind. It is possible not to use 
any pad or to short pads using solder, but altering the existing traces is not always 
feasible. This point cannot be stressed enough and all eventualities need to be 
thought/planned ahead of time. 
Figure 8.4 gives the schematic of the PCB. The layout of the chip-on-board version 
of the PCB is shown in Figure 8.5. 
Populating the PCB is not a trivial task - especially with small footprint components. 
However it is more of a practical issue and will not be further addressed here. However it 
will be mentioned that it is always a good idea to check every component right after it is 
soldered using a Multi-meter/Continuity tester to prevent complicated troubleshooting 
scenarios later. The test board measured 4 inches and 5 inches. 
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Figure 8.4 PCB - Schematic 
8.2.2 Test Setup 
Having designed and populated the boards, the next step is to establish the DC 
bias, apply the proper inputs and measure the outputs. The wires carrying DC voltages 
are directly soldered on to their pads. Clock, RF inputs can be fed from RF signal 
generators/synthesizers using SMA connectors and 50 n termination resistors. 
Once the DC supplies are connected, the established bias needs to be checked. This 
can be checked by verifying the various node voltages, currents using the simulation 
results as a reference. Of course, it is to be expected that the simulation models may 
not be able to predict the exact values. Once the DC bias has been established, inputs 
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Figure 8.5 PCB Chip-on-board version - Layout 
can be fed. 
The following instruments were used in the setup : 
• Agilent Technologies E3631A Triple DC Power Supply - For DC voltages 
• Agilent Technologies 34401A Multi-meter - For measuring DC voltages, currents 
• Hewlett-Packard 8110A Pulse Generator - To generate clock signal 
• Hewlett-Packard 3326A Two Channel Signal Synthesizer and 
• Agilent Technologies 8664A Synthesized Signal Generator - To generate the single-
ended input signal 
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• Tektronix TDS754C Color Four Channel Digitizing Oscilloscope - To observe the 
output waveforms 
• Hewlett-Packard 8591E Spectrum Analyzer 
• Agilent Technologies ESA L-series 4411B and 
• Rhode & Schwarz FSEA30 Spectrum Analyzer - To observe the output power 
spectrum 
Since the output of the Sigma-Delta modulator is essentially 1-bit, the output spec-
trum needs to be examined in order to calculate the performance metrics. This can be 
done by connecting the output to Network/Spectrum Analyzers. 
8.3 Measurement Results 
The aim of taking measurements is to determine the performance metrics of the 
modulator. The time-domain waveforms of the complementary modulator outputs are 
presented in Figure 8.6. One can observe that the outputs are only 55 m Vpp due to 
the resistive divider circuit on the IC output, which was discussed earlier. It is to be 
mentioned here that only single-ended inputs were applied to the modulator initially due 
to some practical performance issues with the on-board transformer-based single-ended 
to differential converter (balun). Also the input of the prototype has not been matched 
to 50 n and impedance mismatch problems exist. Hence all of the signal generator 
output power is not transferred to the IC - part of it is reflected back. However for sake 
of uniformity, the signal generator output power is used as the "Input power" (x-axis) 
in all the presented graphs. 
The output SNR as a function of the input signal amplitude is presented for different 
input frequency /clock frequency combinations. SN R1s is defined as the output SN R for 
Tek miJ 2.50MS/s 46 Acqs 
T 
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Figure 8.6 Complementary outputs of the modulator 
lVpp single-ended input and SNRmax is defined as the maximum output SNR. ENOB 
is computed as in Equation 8.1. 
ENOB = SNR(dB) - 1.76 
6.02 
(8.1) 
It is to be stressed here that the following results are for single-ended inputs and 
hence a 6 dB SN R improvement is expected for fully differential inputs. 
First, baseband inputs were given and the resultant output SN R measured. Figure 
8.7 gives a plot of the output SNR for inputs at 0.5 MHz, with the clock frequency 
set to 50 MHz. The signal bandwidth was reduced to 1 MHz to maintain the same 
oversampling frequency. SN R of 59 dB (9.5 bits) was measured for 0.75 Vpp input. 
Later inputs at 500.5 MHz were applied and a 37 dB (5.9 bits) SN R1s was measured 
as in Figure 8.8. Next 900.5 MHz (band-center) and 900.8 MHz inputs (band-edge) were 
used. The SN R measurements are given in Figures 8.9 and 8.10 respectively. SN Rts of 
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29 dB ( 4.5 bits) with a SN Rmax of 32.5 dB ( 5.1 bits) and 27 dB ( 4.2 bits) were measured 
for these two setups. 
The clock frequency was then changed to 100 MHz. Now inputs at 500.5 MHz and 
500.8 MHz were used and the measurement results are shown in Figures 8.11 and 8.12 
respectively. SN Rts of 37 dB (5.9 bits) and 44 dB (7 bits) were measured over a 2 MHz 
bandwidth. Finally for inputs at 901 MHz, a SN Rts of 25 dB (3.9 bits) was measured 
over a 2 MHz bandwidth. 
One interesting observation was made during the measurement phase. The desired 
baseband signal is obtained due to the aliasing of the input with a multiple of the clock 
frequency. For example, for a 100 MHz clock setup with 900 MHz inputs, the output is 
obtained as a result of aliasing between the input and the ninth multiple of the clock. 
So any small drift in the clock frequency, causes a significant movement of the output 
signal. If the clock frequency were to change to 100.02 MHz, the baseband outputs 
would appear at 820 KHz rather than at 1 MHz. For practical systems this is not too 
big a problem as clock generators with less than 10 ppm frequency drift are available. 
Nonetheless, this behavior is to be considered and taken care of. 
Table 8.1 summarizes these measurement results. From this it is clear that we have 
two possible realizations to achieve the target specifications : 
• Use a sampling clock at 50 MHz. For 900 MHz inputs, SN Rmax is 32 dB (5 bits) 
over a 1 MHz bandwidth, for single-ended inputs. So this translates to a SN Rmax 
of 32 dB (5 bits) over 2 MHz bandwidth for fully-differential inputs, which meets 
our requirements. 
• Alternatively, a sampling clock of 100 MHz can be used. This results in a SN Rmax 
of 25 dB (3.9 bits) over a 2 MHz band, again for single-ended inputs. So this trans-
lates to 31 ( 4.9 bits) dB for fully-differential inputs, which meets our specifications. 
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Even though both the above alternatives have nearly the same performance, the 
lower clock frequency can help in significant reduction in the consumed power. The 
power consumed decreases with decreasing clock frequency. So the clock frequency can 
be reduced to the minimum value needed to maintain the required SNR. This technique 
can result in higher power efficiencies. 
As validation of this, the SNR measurements for fully-differential inputs at 701 MHz 
is presented in Figure 8.13. It was stated at the beginning of this section, that there were 
some implementation problems with the transformer-based balun. The transformer was 
replaced and 701 MHz inputs were applied. However the already-mentioned impedance 
mismatch problems still exist. So the signal generator output power and the IC input 
power vary significantly. With 701 MHz inputs, the output SN Rmax over 2 MHz was 
measured to be 40 dB (6.4 bits). 
Table 8.1 Performance summary : With single-ended inputs 
Power supply 2.5 V 
Current (including pads) 12 mA with 100 MHz clock 
Sampling clock 50 MHz 
Signal bandwidth 1 MHz 
SNR at 0.5 MHz (0.75 Vpp input) 59 dB (9.5 bits) 
SNR1s at 500.5 MHz 37 dB (5.9 bits) 
SNR1s at 900.5 MHz 29 dB ( 4.5 bits) 
SNRmax at 900.5 MHz 32.5 dB (5.1 bits) 
SNR1s at 900.8 MHz 27 dB ( 4.2 bits) 
Sampling clock 100 MHz 
Signal bandwidth 2 MHz 
SNR1s at 500.5 MHz 37 dB (5.9 bits) 
SNR1s at 500.8 MHz 44 dB (7 bits) 
SNRmax at 901 MHz 25 dB (3.9 bits) 
II SN Rmax at 701 MHz (fully-differential) I 40 dB (6.4 bits) [2 MHz BW) II 
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SNR vs Amplitude : 0.5 MHz fin ; 1 MHz signal BW; 50 MHz fclk 
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Figure 8. 7 SNR vs. Input amplitude, Fin = 0.5 MHz Fclock = 50 MHz 
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SNR vs Amplitude : 500.5 MHz fin ; 1 MHz signal BW; 50 MHz fclk 
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SNR vs Amplitude : 900.5 MHz fin; 1 MHz signal BW; 50 MHz fclk 
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Figure 8.9 SNR vs Input amplitude, Fin = 900.5 MHz Fclock= 50 MHz 
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SNR vs Amplitude : 900.8 MHz fin; 1 MHz signal BW; 50 MHz fclk 
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Figure 8.10 SNR vs Input amplitude, Fin= 900.8 MHz Fclock = 50 MHz 
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SNR vs Amplitude : 500.5 MHz fin ; 2 MHz signal BW; 100 MHz fclk 
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Figure 8.11 SNR vs Input amplitude, Fin = 500.5 MHz Fclock = 100 MHz 
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SNR vs Amplitude : 500.8 MHz fin; 2 MHz signal BW; 100 MHz fclk 
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Figure 8.12 SNR vs Input amplitude, Fin= 500.8 MHz Fclock = 100 MHz 
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SNR vs Input amplitude : Fin = 701 MHz BW = 2 MHz 
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Figure 8.13 Differential data : SNR vs Input amplitude Fin = 701 MHz 
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9 CONCLUSIONS AND FUTURE WORK 
9.1 Introduction 
This chapter summarizes the key results and provides some recommendations for 
future work. There were two main thrusts of this research : 
• To explore issues of integration, programmability in RF receivers with special 
emphasis to baseband processing. 
• To explore the suitability of Sigma-Delta modulators for use in baseband filtering. 
Integration is a major factor that determines the cost, power dissipation, form-factor, 
reliability and other related issues of RF transceivers. Programmability will allow future 
generations of transceivers to adapt to multiple communication standards with varying 
bandwidth, performance requirements. Use of a Sigma-Delta modulator for baseband 
filtering will go a long way in achieving both these ends. 
9.2 Key Results 
• Implemented a SD modulator-based transceiver architecture with a sub-sampler 
inside the SD feedback loop, to achieve higher levels of integration 
• Demonstrated that a second-order Sigma-Delta modulator can meet the base-
band processing specifications for wide-band CDMA. An experimental prototype 
achieved SN Rmax of 40 dB across a 2 MHz-wide band for single-ended inputs at 
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700 MHz. Also SN Rmax of 44 dB across a 2 MHz-wide signal-band for single-
ended inputs at 500 MHz was measured. The power consumed by the modulator 
(including pads) is less than 30 mW. 
• Showed that the SD modulator for use in baseband processing can be implemented 
in a "plain" digital CMOS process which leads to an increased capability for inte-
gration with the digital baseband block (typically a DSP). 
9.3 Future Work 
The prototype explored the possibilities of using a Sigma-Delta modulator for base-
band processing. Even though integration and programmability were the key driving 
factors, the prototype was designed for wide-band CDMA systems : cdma2000 in par-
ticular. The following are some recommendations for future work : 
• The next step would be to design the other blocks in the transmit and receive 
paths for a fully functional transceiver. Issues such as noise budgeting, dynamic 
range scaling need to be carefully examined for such implementations. 
• Integrating the SD modulator with the digital baseband section and/ or RF front-
end can be explored. Such an integration would be the next step towards the 
ultimate goal of "radio-on-a-chip". 
• The present system has been designed for use in wide-band CDMA systems. This 
can be expanded to include other systems as well. One way to handle this would 
be to find a superset of specifications and to implement them. Alternatively a 
system with several individually-optimized sub-systems in parallel would also do 
the trick. 
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APPENDIX A BIQUAD FILTER - ANALYSIS AND 
DESIGN 
In this section, we shall look at the analysis and design of a switched capacitor filter 
using the high-Q biquad filter architecture 1 . For almost any continuous-time filter, 
a switched capacitor dual filter can be realized. Infact, traditionally many switched-
capacitor filter architectures were derived from their continuous-time duals . 
A direct-form continuous-time biquad structure can be obtained by writing the gen-
eral biquad transfer function H ( s) as in Equation A.1. 
H(s) = "Vout(s) = k2s2 + k1s + ko 
½n(s) s2 + (~ )s + wo 2 (A.1) 
Here w0 and Q are the pole frequency and the pole quality factor respectively whereas 
k0 , k1 and k2 are arbitrary coefficients that determine this biquad's zeros. This can be 
written as in Equation A.2. 
This can be rewritten as below : 
(A.3) 
where 
1 This section is based on the analysis in [1 7] 
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(A.4) 
The signal-flow-graph presentation of these two equations is shown in Figure A.l. 
Note that here the damping path, coefficient, passes through the first integrator and 
can be realized using a capacitor. 
s /Q 
-1/s -1/s 
Figure A.1 Signal flow graph of a continuous-time biquad filter 
Now replacing the signal-flow-graph with the appropriate resistor, capacitor stages, 
the biquad circuit looks as in Figure A.2. This can be further extended, replacing the 
resistors with switched capacitors. 
11 o 
Vin(s) 
Vout(s) 
Figure A.2 Active-RC biquad filter 
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The input capacitor K 1 C1 is the major signal path for low-pass realizations. Now 
using the signal-flow-graph approach, the transfer function of this circuit can be found 
to be given as below. 
(A.5) 
Matching the coefficients of Equation A.5 to the coefficients of a generic discrete-time 
transfer function given by Equation A.6 : 
(A.6) 
we get the following results : 
(A.7) 
(A.8) 
(A.9) 
(A.10) 
(A.11) 
There is one less number of equations than the number of coefficients. Often, a 
reasonable choice is as below : 
(A.12) 
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This gives a good dynamic range but does not optimize it. It is to be pointed that 
although different biquad filter architectures exist, the one presented here is an almost 
optimum choice. This is especially true if the capacitor spread needs to be kept low as 
is often the case in integrated implementations. 
The low-pass filter transfer function to be implemented was chosen in Chapter 5 to 
be: 
H( ) 0.07 z-1 - 0.05z-2 
z = l - 1.98z-1 + 0.99z-2 (A.13) 
Equating the coefficients of this equation with that of Equation A.6, we find that : 
(A.14) 
(A.15) 
(A.16) 
b1 = -1.98 (A.17) 
and 
bo = 0.99 (A.18) 
Now using Equations A.7 through A.12, we can compute the values of k1 through k6 
as follows : 
(A.19) 
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(A.20) 
(A.21) 
(A.22) 
ks= 0.1 (A.23) 
and 
(A.24) 
It is to be mentioned here that negative capacitors can be realized by connecting 
the capacitors to the opposite-polarity signal node in fully-differential implementations. 
It is also seen that sub-sampling can be achieved by using the input signal paths - two 
pairs of switches and a sampling capacitor - with the clocks running at LO = lcaNier. 
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APPENDIX B SYSTEM MODELING IN MATLAB 
MAT LAB was chosen to be the tool for system-level modeling of the modulator. 
Scripts were written in MAT LAB for time-domain analysis of the modulator. The 
Sigma-Delta toolbox functions were also used for alternate simulations of the modula-
tor. Simulink was also used for this modeling. For example, Figure B.l shows one 
implementation set-up in Simulink. In addition to using the interpolative architecture, 
the error-feedback structure [17) was also used. State-space analysis was also resorted 
to, for a better understanding of the system. Then non-linearities in the system were 
modeled, to give a better picture of the trade-offs involved. For example, the sampling 
clock was assigned a random timing jitter and its effect on the output SNR analyzed. 
It is to be emphasized here that using any system-level modeling tool would be of great 
help in the initial design phase to explore the various trade-offs and reach optimal, real-
izable implementations. Design time is cut tremendously by system-level modeling. The 
final architecture is tested using MAT LAB and then the implementation of the various 
blocks using transistors is taken up. If this were not the case, the design iterations would 
have proved to be inordinately difficult. 
System-level modeling is a detailed process and it is beyond the scope of this thesis to 
point out the various scripts, methodologies involved in this. However a typical process 
flow is presented for time-domain simulation in Figure B.2. First the NTF is synthesized. 
Using this, the loop filter transfer function H(z) is computed. The SD feedback loop 
state-space analysis is performed next. NTF, STF are transformed into corresponding 
state-space matrices. A sampled sinusoid at the desired frequency is generated and 
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sampled at a pre-defined clock frequency. This vector is then processed by the SD 
modulator and the output bit stream computed. These bits are then processed to find 
the output spectrum and hence the output SNR. Hanning window is used for more 
accurate results. 
Jitter = 0 psec 
Sine Wave 
Fin = 1025 MHz 
Vin= lVpp 
No. of samples = 8182 
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Sigma-Delta BP ADC - 2nd Order using the optimum NTF 
Using 1 MHz input, 2 MHz bandwidth, fs = 128 MHz <OSR = 32} 
SNR = 54.5541 dB for Vin = 1 Vpp 
Fs = 128 MHz 
o .072 -lo .os2-2 
1-1.98z-.1-0.99z-2 
Discrete Filter 1 
Loop transfer function H(z) 
Fs = 128 MHz 
Sign 
Figure B.1 Simulink set-up for time-domain analysis 
Scope 
To Workspace6 
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Start 
Set the order= 2, 
osr = 32 
Synthesize the optmized NTF 
using the SD toolbox 
Compute the loop filter transfer 
function 
H(z) = 1 / NTF - 1 
Transform NTF, STF into 
state space variables 
[A,B,C,D] 
Transform NTF, STF into 
state space variables 
[A,B,C,D] 
Generate the input sequence 
x(n) 
using finput, osr and fsample 
Generate the modulator 
output sequence y(n) 
Using Hanning window and 
compute 
output SNR. Repeat to find 
SNRmax 
Stop 
Figure B.2 Time-domain simulation methodology 
111 
Bibliography 
[1) E. Buracchini, "Mobile radio advances in Europe : The software radio concept," 
IEEE Communications magazine, vol. 38, no. 9, pp. 138-143, 2000. 
(2) J.C. Rudell et al., "A 1.9 GHz wide-band IF double-conversion CMOS receiver for 
cordless telephone applications," IEEE Journal of solid-state circuits, vol. 32, no. 
12, pp. 2071-2088, 1997. 
[3] A. Parsinen et al., "A 2 GHz wide-band direct conversion receiver for WCDMA 
applications," IEEE Journal of solid-state circuits, vol. 34, no. 12, pp. 1893-1903, 
1999. 
(4) A. Feldman, High-speed low power Sigma-Delta modulators for RF baseband chan-
nel applications, Ph.D. thesis, University of California, Berkeley, September 1997. 
(5) R. Steele, Delta modulation systems, Wiley : New York, 1975. 
[6) C.C. Cutler, "U.S. patent 2,927,962," 1960. 
[7] H. Inose et al., "A telemetering system code modulation - a - 8 modulation," IRE 
Transactions on space electronics and telemetry, vol. 0, no. SET-8, pp. 204-209, 
1962. 
[8] S. R. Norsworthy et al., Ed., Delta-Sigma data converters : Theory7 design and 
simulation, IEEE Press, 1997. 
112 
[9] G.C. Ternes J.C. Candy, Oversampling Delta-Sigma data converters, IEEE Press, 
1992. 
(10] A. Namdar, "A 400-MHz, 12-bit, 18-mW, IF digitizer with mixer inside a Sigma-
Delta modulator loop," IEEE Journal of solid-state devices, vol. 34, no. 12, pp. 
1765-1776, December 1999. 
[11] R. Prasad J.Ojanpera, Wideband CDMA for third generation communications, 
Artech house publishers, 1998. 
(12] 3rd Generation Partnership Project (3GPP2), Arlington, Virginia, USA, 
3GPP2. C.S0002-A Physical layer standard for cdma2000 spread spectrum systems 
- Release A, June 9 2000. 
(13] A. Parssinen et al., "A 2-GHz, wide-band direct conversion receiver for WCDMA 
applications," IEEE Journal of solid-state devices, vol. 34, no. 12, pp. 1893-1903, 
December 1999. 
[14] K. Sweetland K. Nguyen, "A 105 dB SNR multibit cr5 ADC for digital audio 
applications," in IEEE Conference on custom integrated circuits, 2001. 
[15] R. Schreier, "An empirical study of high-order single-bit Sigma-Delta modulators," 
IEEE Transactions on circuits and systems - II: Analog and digital signal processing, 
vol. 40, no. 8, pp. 461-466, August 1993. 
[16] K.C.-H. Chao et al., "A higher order topology for interpolative modulators for 
oversampling A/D converters," IEEE Transactions on circuits and systems, vol. 
37, pp. 309-318, March 1990. 
(17] K. Martin D.A. Johns, Analog integrated circuit design, John Wiley & Sons, 1997. 
113 
[18] W.L.Lee, "A novel higher order interpolative modulator topology for high resolution 
oversampling A/D converters," M.S. thesis, Massachusetts Institute of Technology, 
Cambridge, MA, 1987. 
(19] P.Y. Chan et al., "A highly linear 1 GHz downconversion mixer," in European 
solid-state circuits conference, Seville, Spain, September 22-24 1993. 
(20] A. Hairapetian, "An 81-MHz IF receiver in CMOS," IEEE Journal of solid-state 
circuits, vol. 31, no. 12, pp. 1981-1986, December 1996. 
[21] T.H.Lee, The design of CMOS radio-frequency integrated circuits, Cambridge Uni-
versity Press, 1998. 
(22] L.A. Williams et al., "MIDAS - a functional simulator for mixed digital and analog 
sampled data systems," in IEEE International symposium on circuits and systems, 
1992, vol. 5, pp. 2148-2151. 
(23] K. Suyama et al., "Simulation of mixed switched-capacitor/ digital networks with 
signal-driven switches," IEEE Journal of solid-state circuits, vol. 25, no. 6, pp. 
1403-1413, December 1990. 
(24] B.E. Boser and B.A. Wooley, "The design of Sigma-Delta modulation analog-to-
digital converters," IEEE Journal of solid-state circuits, vol. 23, no. 6, pp. 1298-
1308, December 1988. 
[25] J.M. Khoury H. Tao, "A 400-Ms/s frequency translating bandpass Sigma-Delta 
modulator," IEEE Journal of solid-state circuits, vol. 34, no. 12, pp. 17 41-1752, 
December 1999. 
(26] Taiwan Semiconductor Manufacturing Company Limited, Taiwan, Republic of 
China, 0.25 um LOGIC Salicide 2.5V /3.3V process design rule Revision 1.3 : 
TA-1099-4003, June 1998. 
114 
[27] K. Eshraghian N.H. Weste, Principles of CMOS VLSI design - A systems perspec-
tive, Addison-Wesley, 1998. 
[28] A. Hastings, The art of analog layout, Prentice Hall, 2000. 
115 
ACKNOWLEDGMENTS 
It is a pleasure to thank the people who have made this thesis possible. 
I am grateful to my advisor Professor William C Black, Jr. for his guidance, support 
and patience during my graduate studies and this research in particular. I am thankful 
to him for his invaluable suggestions and for his commitment to see this project through 
to its completion. He manages to strike a perfect balance between providing direction 
and encouraging independence. 
I am thankful to Professor Robert Weber for the many useful discussions I had with 
him during the various phases of this research. Along with Professor Weber, I would 
also like to extend special thanks to Professor David Cann for serving as members of 
my graduate committee. I am indebted to the many teachers who have taught me in 
Kamakoti Vidhyalaya, ERHSS, REC Trichy and ISU for providing a stimulating and 
fun environment to learn and grow. 
Thanks are due to Richard Schreier for the Delta-Sigma toolbox. A special word of 
thanks to Jason A Boyd for answering my questions patiently and for his help with the 
PCBs. On a personal note, a heartfelt thank you to Ms. Maria Blanco for inviting the 
students to be an extended part of her family. I also wish to thank my colleagues in the 
VLSI group. I would like to extend my sense of gratitude to the designers, in Broadband 
and Wireless groups at Texas Instruments, who have helped me with the measurements. 
I am grateful to MOSIS for fabrication, packaging of the prototype. This research 
was supported by grants or assistance received from Texas Instruments and the Roy J. 
Carver Charitable Trust. These contributions are sincerely appreciated. 
